Electrical computers and digital processing systems: support – Data processing protection using cryptography – By stored data protection
Reexamination Certificate
2005-07-12
2010-10-12
Colin, Carl (Department: 2433)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
By stored data protection
C726S026000, C708S252000
Reexamination Certificate
active
07814336
ABSTRACT:
A method and apparatus for improving enforcement of the time-limited operation of a programmable device. Two random number generators, e.g., linear feedback shift register (LFSR) circuits, are utilized in which a first LFSR provides free-running capability, while a second LFSR provides time-sensitive capability. The states of the two LFSR circuits are compared by various portions of the programmable device at each state transition in order to obtain authorization to continue operation. Authorized operation continues as long as the states of both LFSRs are equivalent, or at least equivalent, within a given phase offset. Once a terminal count of the time-sensitive LFSR is reached, then authorization for continued operation ends and at least a portion of the programmable device is disabled.
REFERENCES:
patent: 4341925 (1982-07-01), Frosch et al.
patent: 6173235 (2001-01-01), Maeda
patent: 6198301 (2001-03-01), Chetlur et al.
patent: 6336208 (2002-01-01), Mohan et al.
patent: 6446242 (2002-09-01), Lien et al.
patent: 6617990 (2003-09-01), Lorenzo-Luaces et al.
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6747480 (2004-06-01), Kaptanoglu et al.
patent: 6874107 (2005-03-01), Lesea
patent: 6876186 (2005-04-01), Gupta
patent: 6883717 (2005-04-01), Kelley et al.
patent: 7028281 (2006-04-01), Agrawal et al.
patent: 7376929 (2008-05-01), Grant
patent: 7484081 (2009-01-01), Langhammer et al.
patent: 2002/0010853 (2002-01-01), Trimberger et al.
patent: 2002/0093356 (2002-07-01), Williams et al.
patent: 2003/0023912 (2003-01-01), Lesea
patent: 2003/0172363 (2003-09-01), Chauhan et al.
patent: 2004/0024806 (2004-02-01), Jeong et al.
patent: 2004/0236961 (2004-11-01), Walmsley
patent: 2005/0040855 (2005-02-01), Boerstler et al.
patent: 2005/0102539 (2005-05-01), Hepner et al.
patent: 2006/0049886 (2006-03-01), Agostinelli et al.
patent: 2006/0075374 (2006-04-01), McElvain
patent: 2006/0215743 (2006-09-01), Lang et al.
U.S. Appl. No. 10/985,508, filed Nov. 10, 2004, Grant.
U.S. Appl. No. 11/067,423, filed Feb. 25, 2005, Donlin et al.
U.S. Appl. No. 12/052,015, filed Mar. 20, 2008, Douglas.
U.S. Appl. No. 12/052,013, filed Mar. 20, 2008, Douglas.
Dini Group, The, “PCI Hosted, ASIC Prototyping Engine,” DN2000k10 product specification, May 2000, pp. 1-3, available from www.dinigroup.com.
Goering, Richard, “‘Digital Signature’ technology aids IP protection,” EE Times, Mar. 25, 1998, pp. 1-2, downloaded from http:/www.eetimes.com
ews/98/1000news/digital.html on Oct. 14, 2007.
Jain, Adarsh K. et al., “Zero Overhead Watermarking Technique for FPGA Designs,” Proceedings of the 2003 ACM Great Lakes Symposium on VLSI (GLSVLSI '03), Apr. 28-29, 2003, pp. 147-152, Washington, DC.
Kahng, Andrew B. et al., “Constraint-Based Watermarking Techniques for Design IP Protection,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Oct. 2001, pp. 1236-1252, vol. 20, No. 10.
Lach, John et al., “Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks,” Proceedings of the 36thACM/IEEE Conference on Design Automation (DAC'99), Jun. 21-25, 1999, pp. 831-836, New Orleans, Louisiana.
Touba et al., “Altering a Pseudo-Random Bit Sequence for Scan-Based BIST”, International Test Conference, 1996 IEEE, Oct. 20-25, 1996, Paper 7.1, pp. 167-175.
Kohlbrenner, et al., “An Embedded True Random Number Generator for FPGAs”, FPGA '04, Feb. 22-24, 2004, pp. 71-78, Monterey, CA, ACM.
Tsoi et al., “Compact FPGA-based True and Pseudo Random Number Generators”, 2003 IEEE, Proceedings 11thAnnual IEEE Symposium on Field Programmable Custom Compiling Machines (FCCM'03), Apr. 9-11, 2003, pp. 51-61.
Jas et al., “Hybrid BIST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme”; 2001 IEEE, Proceedings 19thIEEE VLSI Test Symposium, Apr. 29-May 3, 2001, pp. 2-8.
Krishna et al. “Hybrid BIST Using an Incrementally Guided LFSR”, 2003 IEEE, Proceedings of the 18thIEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), Nov. 3-5, 2003, pp. 217-224.
Fischer et al., “True Random Number Generator Embedded in Reconfigurable Hardware”, 2002 CHES, 4thInternational Workshop, Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES '02), pp. 415-430, Aug. 13-15, 2002. Redwood City, California.
“The Controversial Bits”, Sep. 24, 2004, p. 1 of 1, available from http://people.freenet.de/s.urfer/conditioning.htm.
“Hot Electron Effects”, Specific Concerns in Space Applications, Jul. 9, 2004, p. 1 of 1, available from http:/
epp
asa.gov/index—nasa.cfm/909/.
Clement, J.J. et al., “Methodology for Electromigration Critical Threshold Design Rule Evaluation”, May 1999, 1 page (abstract) available from http://ieeexplore.ieee.org/xpl/abs—free.jsp?arNumber=759073.
Watts, Joe et al., “Hot Electron Degredation in SOI MOSFETs”, Annual Research Summary Section 8, Jul. 1, 1994-Jun. 30, 1995, 1 page, available from http://dynamo.ecn.purdue.edu/ECE/Research/ARS/ARS95/Sec8/8—24.html.
Luryi, Serge et al., “Hot Electron Injection Devices”, Nov. 27, 1984, Superlattices and Microstructures, vol. 1, No. 5, 1985, pp. 389-400, available from AT&T Bell Laboratories, Murray Hill, N.J. 07974 or Bell Communication Research, Murray Hill, N.J. 07974.
Gladkikh, A. et al., “Correlation Between Electromigration Damage Kinetics and Microstructure in Cu Interconnects”, 1995, 4 pages, available from Department of Physical Electronics, Tel Aviv University, Ramat Aviv 69978, Israel.
“Electromigration”, pp. 1-4, Aug. 16, 2004, available from http://en.wikipedia.org/wiki/Electromigration.
Peters, Laura, “Early Failures are Key in Copper Electromigration”, Semiconductor International, Jul. 1, 2002, 1 page, available from http://www.keepmedia.com:/jsp/article—detail—print.jsp.
Sanchez, Julian J., “Hot-Electron Resistant Device Processing and Design: A Review”, Feb. 1989, pp. 1-8, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
“Choosing the Right Silicon Solution”, EETimes, Sep. 27, 2004, pp. 1-3, available from Electronic Engineering Times, at http://www.eetimes.com.
Sullivan, Tim, “Electromigration”, IBM Microelectronics, Jul. 9, 2004, 3 pages, available from http://www.irps.org/irw/99/Tuts.htm.
Chang, Chih-Wei (Jim), “Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques”, 2001, pp. 1-6, available from Department of Electrical and Computer Engineering, University of California, Santa Barbara, DAC 2001, Jun. 18-22, 2001, Las Vegas, Nevada.
Lloyd, J.R., “Electromigration for Designers: An Introduction for the Non-Specialist”, IBM TJ Watson Research Center, Apr. 12, 2002, pp. 1-9, available at http://www.techonline.com/community/home/20421.
Tyree, Vance C., “Reliability in CMOS IC Design: Physical Failure Mechanisms and their Modeling”, Jun. 23, 2000, pp. 1-8, available from http://www.mosis.com/Fags/tech—cmos—rel.pdf.
Edwards Gareth D.
Nisbet Stuart A.
Colin Carl
Maunu LeRoy D.
Truong Thong
Xilinx , Inc.
LandOfFree
Method and apparatus for protection of time-limited... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for protection of time-limited..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for protection of time-limited... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4180875