Method and apparatus for propagating exception conditions of a c

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395375, 3642616, 3642624, 364DIG1, G06F 900, G06F 938

Patent

active

054288070

ABSTRACT:
There is provided a mechanism for propagating exception conditions in a computer system when instructions are subject to exception conditions. The apparatus includes a set of data registers for storing data manipulated by the instructions of the computer system, and a set of state registers for storing speculative states of data manipulated by the instructions, there being one state register associated with each data register. Furthermore, the apparatus includes a logic circuit, coupled to the set of state registers, for propagating the states from a source one of the state registers to a destination one of the state registers, if data stored in an associated source one of the data registers are used as a source for an associated destination one of data registers, and if data stored in the source data register were manipulated by a particular instruction subject to an exception condition.

REFERENCES:
patent: 4722050 (1988-01-01), Lee et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4791557 (1988-12-01), Angel et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5075844 (1991-12-01), Jardine et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5142633 (1992-08-01), Murray et al.
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5269008 (1993-12-01), Kobayashi et al.
"Sentinel Scheduling VLIW and Superscalar Processors", Scott A. Mahlke et al., ASPLOS V-10/92/MA, USA 1992 ACM 0-89791-535-6/92/0010/0238, pp. 238-247.
"Software Support for Speculative Loads", Anne Rogers et al., ASPLOS V-10/92/MA, USA, 1992 ACM 0-89791-535-6/92/0010/0038, pp. 38-50.
"Efficient Superscalar Performance Through Boosting", Michael D. Smith et al., ASPLOS V-10/92/MA, USA, 1992 ACM 0-89791-535-6/92/0010/0248, pp. 248-259.
"A VLIW Architecture for a Trace Scheduling Compiler", Robert P. Colwell et al., Association for Computer Machinery, ACM 0-89791-238-1/87/1000-0180, pp. 180-192.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for propagating exception conditions of a c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for propagating exception conditions of a c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for propagating exception conditions of a c will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-295829

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.