Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-04-09
2000-04-04
Le, Dieu-Minh T.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 53, G06F 1100
Patent
active
060473886
ABSTRACT:
A method, apparatus, and computer program product are provided for processing an invalid address request in a computer system. A processor in the computer system receives an address requested from software and compares a real address requested with a real address range available. An invalid address request is a real address requested outside the real address range available. Responsive to identifying an invalid address, the processor issues an interrupt to supervising software. Then an address exception is posted to the user software, if appropriate.
REFERENCES:
patent: 4456954 (1984-06-01), Bullions, III et al.
patent: 5237668 (1993-08-01), Blandy et al.
patent: 5295260 (1994-03-01), Pribnow
patent: 5467457 (1995-11-01), Kohda et al.
patent: 5497469 (1996-03-01), Sakata et al.
patent: 5544293 (1996-08-01), Nozawa
patent: 5579505 (1996-11-01), Ohkami
patent: 5604864 (1997-02-01), Noda
patent: 5684974 (1997-11-01), Onodera
patent: 5687392 (1997-11-01), Radko
Bashore Tracy James
Liebsch Thomas Alan
International Business Machines - Corporation
Le Dieu-Minh T.
Pennington Joan
LandOfFree
Method and apparatus for processing an invalid address request does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing an invalid address request, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing an invalid address request will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-375060