Electrical computers and digital data processing systems: input/ – Interrupt processing – Interrupt inhibiting or masking
Patent
1997-03-12
1999-07-06
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Interrupt processing
Interrupt inhibiting or masking
710265, 714 37, G06F 946
Patent
active
059192550
ABSTRACT:
The invention provides a method for interrupting processing by a processor. The method includes the step of requesting an analysis interrupt by setting a bit in a register in the processor (119), the bit associated with an analysis interrupt, the analysis interrupt having a configurable priority. The method also includes the step of detecting the analysis interrupt request. The method further comprises assigning an assigned priority level (114) to the analysis interrupt from a range of priority levels and processing the analysis interrupt (124) based on the assigned priority level.
The invention also provides a processor having a memory unit (14, 16) and a central processing unit (12) operable to access the memory unit. The central processing unit (12) includes an interrupt priority parameter storage system (80) for storing an interrupt priority parameter. The central processing unit further includes a configurable interrupt detection system (36) operable in combination with the central processing unit to detect a configurable interrupt. The central processing unit also includes an interrupt handling system (38) operable in combination with the central processing unit to process a detected configurable interrupt with a first priority level if the interrupt priority parameter has a first value and further operable to process the detected configurable interrupt with a second priority level if the interrupt priority parameter has a second value, the first priority level different from the second priority level and the first value different from the second value. The central processing unit also includes at least three separate interrupt return pointer registers (74, 76, 78) for storing addresses associated with resuming processing of the processor interrupted by an interrupt.
REFERENCES:
patent: 3984820 (1976-10-01), Stanley et al.
patent: 5471620 (1995-11-01), Shimizu et al.
patent: 5535397 (1996-07-01), Durante et al.
Deao Douglas E.
Seshan Nat
Swoboda Gary L.
Auve Glenn A.
Donaldson Richard L.
Moore J. Dennis
Texas Instruments Incorporated
LandOfFree
Method and apparatus for processing an interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing an interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing an interrupt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-895997