Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1999-03-18
2000-05-23
Meier, Stephen D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257316, H01L 3978
Patent
active
060668733
ABSTRACT:
A method and apparatus for an integrated circuit on a semiconductor substrate having good metal contact points. A first polysilicon layer is formed onto the substrate, and is etched to provide contact regions to the substrate. An ONO layer is formed onto the first polysilicon layer. A second polysilicon layer is formed onto the ONO layer, and a metal silicide layer is formed onto the second polysilicon layer. The second polysilicon layer and the metal silicide layer are etched at particular locations in order to form contact regions to the first polysilicon layer and to the substrate. A selective layer is formed onto the second polysilicon layer, the selective layer being etch selective with respect to the first polysilicon layer. An interlayer dielectric is formed onto the selective layer. A first etching is performed to provide a contact path through the interlayer dielectric, and then a second etching is performed to provide a contact path through the selective layer. Based on these two contact paths, a contact point can be provided externally to the first polysilicon layer.
REFERENCES:
patent: 4958321 (1990-09-01), Chang
patent: 5010039 (1991-04-01), Ku et al.
patent: 5172200 (1992-12-01), Muragishi et al.
patent: 5409854 (1995-04-01), Bergemont
patent: 5481494 (1996-01-01), Tang et al.
patent: 5482881 (1996-01-01), Chen et al.
patent: 5550072 (1996-08-01), Cacharelis et al.
patent: 5553018 (1996-09-01), Wang et al.
patent: 5561620 (1996-10-01), Chen et al.
patent: 5574685 (1996-11-01), Hsu
patent: 5579261 (1996-11-01), Radjy et al.
patent: 5591658 (1997-01-01), Cacharelis
patent: 5595924 (1997-01-01), Yuan
patent: 5672892 (1997-09-01), Ogura et al.
patent: 5686332 (1997-11-01), Hong
Chang Kent Kuohua
He Yue-song
Wang John J.
Advanced Micro Devices , Inc.
Meier Stephen D.
LandOfFree
Method and apparatus for preventing P1 punchthrough does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preventing P1 punchthrough, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preventing P1 punchthrough will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1838789