Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-07-07
2010-12-14
Do, Chat C (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S228000
Reexamination Certificate
active
07853954
ABSTRACT:
A microprocessor executes programs in a pipeline architecture including a task register management unit that, if a switch instruction to a second task is issued when a plurality of units executes a first task, switches a value of a task register to second register information that is used when the second task is executed after the execution of the first task is completed and a task manager that switches a value of a task identification information register to a second task identifier after the value is switched to the second register information, and grants each of the plurality of units permission to execute the second task.
REFERENCES:
patent: 4442484 (1984-04-01), Childs et al.
patent: 5944816 (1999-08-01), Dutton et al.
patent: 6707736 (2004-03-01), Miyakawa et al.
patent: 6915414 (2005-07-01), Yearsley et al.
patent: 6986141 (2006-01-01), Diepstraten et al.
patent: 7191313 (2007-03-01), Takamuki
patent: 2001/0014157 (2001-08-01), Hashimoto et al.
patent: 2001/0018736 (2001-08-01), Hashimoto et al.
patent: 2002/0051536 (2002-05-01), Shirakawa et al.
patent: 2002/0053024 (2002-05-01), Hashimoto et al.
patent: 2002/0101995 (2002-08-01), Hashimoto et al.
patent: 2003/0033537 (2003-02-01), Fujimoto et al.
patent: 2003/0051123 (2003-03-01), Takamuki
patent: 2003/0126458 (2003-07-01), Teramoto et al.
patent: 2003/0182571 (2003-09-01), Hashimoto et al.
patent: 2004/0030911 (2004-02-01), Isozaki et al.
patent: 2004/0139341 (2004-07-01), Yamaguchi et al.
patent: 2004/0143748 (2004-07-01), Yamaguchi et al.
patent: 2005/0005088 (2005-01-01), Yearsley et al.
patent: 2005/0105738 (2005-05-01), Hashimoto
patent: 2005/0144438 (2005-06-01), Hashimoto et al.
patent: 2005/0289397 (2005-12-01), Haruki et al.
patent: 2006/0005260 (2006-01-01), Haruki et al.
patent: 2-226458 (1990-09-01), None
patent: 4-266128 (1992-09-01), None
patent: 2001-230770 (2001-08-01), None
patent: 2003-150390 (2003-05-01), None
patent: 2004-178427 (2004-06-01), None
Lindh et al., “Fastchart—A Fast Time Deterministic CPU and Hardware Based Real-Time-Kernel”, IEEE, 1991, pp. 36-40.
Notification of Reason(s) for Rejection issued by the Japanese Patent Office on Feb. 12, 2008, for Japanese Patent Application No. 2004-200366 and English-language translation thereof.
Marr, T. D. et al., “Hyper-Threading Technology Architecture and Microarchitecture,” Intel Technology Journal Q1, pp. 1-12, (2002).
Lie, D. et al., “Architectural Support for Copy and Tamper Resistant Software,” Proceedings of ASPLOS 2000, 10 Sheets, (2002).
Notification of Reasons for Refusal issued by the Japanese Patent Office on Jul. 15, 2008, for Japanese Patent Application No. 2004-200366 and English-language translation thereof.
Haruki Hiroyoshi
Hashimoto Mikio
Kawabata Takeshi
Do Chat C
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
To Jennifer N
LandOfFree
Method and apparatus for preserving the context of tasks... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preserving the context of tasks..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preserving the context of tasks... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4167510