Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1995-05-05
1999-06-29
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711207, 395389, G06F 1210, G06F 1200
Patent
active
059182504
ABSTRACT:
A method and apparatus for installing translations in a translation look-aside buffer. According to the method, each translation contains either a first attribute or a second attribute. Either the first attribute or the second attribute is selected as a default attribute to be preloaded into a translation installation storage area. When it is determined that a translation for translating a virtual address into its corresponding translated address is not stored in the translation look-aside buffer, the attribute area of the translation installation storage area is loaded with the selected default attribute (This translation installation storage area also contains a virtual address area and a translated address area). Then, the translation for the virtual address is determined. The data stored in the translation installation storage area is altered as necessary, to represent the determined translation. The translation is then installed in the translation look-aside buffer using the data stored in the translation installation storage area.
REFERENCES:
patent: 4774659 (1988-09-01), Smith et al.
patent: 4881075 (1989-11-01), Weng
patent: 5060137 (1991-10-01), Bryg et al.
patent: 5179674 (1993-01-01), Williams et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5278963 (1994-01-01), Hattersley et al.
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5418975 (1995-05-01), Babaian et al.
patent: 5442766 (1995-08-01), Chu et al.
patent: 5465337 (1995-11-01), Kong
patent: 5493660 (1996-02-01), DeLano et al.
patent: 5652872 (1997-07-01), Richter et al.
Pentium.TM. Processor User's Manual, vol. 3: Architecture and Programming Manual, Intel Corporation, 1993, pp. 11-1--11-25.
Kane, Gerry and Joe Heinrich, MIPS RISC Architecture, MIPS Computer Systems, Inc., 1992, pp. 218, 4-1--4-30, 6-1--6-57.
Tom Shanley and Don Anderson, ISA System Architecture, Mindshare Press (1993); Chapter 3, pp. 149-156, and pp. 57-69.
Chan Eddie P.
Intel Corporation
Kim Hong C.
LandOfFree
Method and apparatus for preloading default address translation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preloading default address translation , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preloading default address translation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1387225