Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-02
2005-08-02
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
06925627
ABSTRACT:
A system and method for routing power between circuit blocks in an integrated circuit, such as macros and standard cells. A macro is wrapped in a relatively narrow power interface ring and placed in the integrated circuit such that the lower metal layers of the power interface ring are aligned and in direct contact with the power rails of a standard cell block. A power grid is formed above the macro and the upper metal layers of the power interface ring are coupled to the power grid. The upper power grid is tied either to an outer power bus or directly to power pins in the surrounding I/O ring. Data signals may be routed in the I/O ring space.
REFERENCES:
patent: 6477687 (2002-11-01), Thomas
patent: 6546538 (2003-04-01), Rubdi et al.
patent: 6560753 (2003-05-01), Barney et al.
patent: 6564363 (2003-05-01), Dahl et al.
patent: 6609242 (2003-08-01), Slade
patent: 6701509 (2004-03-01), Aggarwal et al.
patent: 2001/0049813 (2001-12-01), Chan et al.
patent: 2002/0170020 (2002-11-01), Darden et al.
Golshan Khosrow
Longway Charles W.
Ranjan Ravi
Sanghani Deval D.
Conexant Systems Inc.
Hogan & Hartson LLP
Whitmore Stacy A.
LandOfFree
Method and apparatus for power routing in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for power routing in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for power routing in an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3500807