Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-10
2007-07-10
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10693568
ABSTRACT:
Method and apparatus for designing an integrated circuit is described. In an example, the integrated circuit is designed in accordance with timing constraint data. Any logic paths in the plurality of logic paths that have a timing characteristic within a threshold are identified and define a first set of logic paths. Any logic paths in the plurality of logic paths other than those in the first set of logic paths define a second set of logic paths. The integrated circuit is then selectively optimized to reduce power consumption in response to the first set of logic paths and the second set of logic paths. In another example, the integrated circuit is first designed in accordance with timing constraint data. Timing critical logic circuitry is then identified. The integrated circuit is then selectively optimized in response to the timing critical circuitry.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5612636 (1997-03-01), Ko
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5787011 (1998-07-01), Ko
patent: 5808479 (1998-09-01), Sasaki et al.
patent: 5811985 (1998-09-01), Trimberger et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5880598 (1999-03-01), Duong
patent: 5880967 (1999-03-01), Jyu et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5914616 (1999-06-01), Bauer et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6163168 (2000-12-01), Nguyen et al.
patent: 6178542 (2001-01-01), Dave
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6269458 (2001-07-01), Jeter et al.
patent: 6272668 (2001-08-01), Teene
patent: 6348813 (2002-02-01), Agrawal et al.
patent: 6362649 (2002-03-01), McGowan
patent: 6448808 (2002-09-01), Young et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6505322 (2003-01-01), Yamashita et al.
patent: 6539536 (2003-03-01), Singh et al.
patent: 6583645 (2003-06-01), Bennett et al.
patent: 6590419 (2003-07-01), Betz et al.
patent: 6621325 (2003-09-01), Hart et al.
patent: 6643840 (2003-11-01), Kumagai
patent: 6687888 (2004-02-01), Chen
patent: 6721924 (2004-04-01), Patra et al.
patent: 6950998 (2005-09-01), Tuan
patent: 2001/0048319 (2001-12-01), Miyazaki et al.
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2003/0233628 (2003-12-01), Rana et al.
patent: 2004/0174187 (2004-09-01), New
patent: 2004/0225970 (2004-11-01), Oktem
patent: 2004/0230924 (2004-11-01), Williams et al.
U.S. Appl. No. 10/378,735, filed Mar. 3, 2003, New.
Bilski Goran
Lysaght Patrick
Tuan Tim
Brush Robert
Levin Naum
Siek Vuthe
Xilinx , Inc.
LandOfFree
Method and apparatus for power optimization during an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for power optimization during an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for power optimization during an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3822290