Method and apparatus for post-packaging testing of one-time prog

Details Method and apparatus for post-packaging testing of one-time prog Method and apparatus for post-packaging testing of one-time prog

1987-11-12

1989-02-28

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Testing

371 10, 371 21, G11C 1300

Patent

active

048092312

ABSTRACT:
A method and apparatus for post-packaging testing of one-time programmable memories provides means for assuring that each cell of the memory will appear to a customer to be erased and that it is capable of being programmed. The preferred embodiment of the invention is a microcomputer including one-time programmable memory, but the invention also includes memory-only devices. Marginal reading method and apparatus provide for detecting the threshold voltage of memory cells below the level at which the cell appears to the customer to be erased and marginal programming method and apparatus provide for slightly increasing the threshold voltage of cells in order to ensure their programmability.

REFERENCES:
patent: 4718042 (1988-01-01), Moll et al.
patent: 4740925 (1988-04-01), Kaszubinski et al.

Affiliated with

Also associated with

Rating

Method and apparatus for post-packaging testing of one-time prog does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for post-packaging testing of one-time prog, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for post-packaging testing of one-time prog will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1374065