Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-02-20
2007-02-20
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000, C703S015000, C714S725000
Reexamination Certificate
active
10868625
ABSTRACT:
A method for positioning components of a system onto a target device utilizing programmable logic devices (PLDs) is disclosed. A location is determined for a user defined region on the target device that allows the system to satisfy timing constraints.
REFERENCES:
patent: 5960184 (1999-09-01), Cleereman et al.
patent: 5983277 (1999-11-01), Heile et al.
patent: 6080204 (2000-06-01), Mendel
patent: 6298319 (2001-10-01), Heile et al.
patent: 6367056 (2002-04-01), Lee
patent: 6457164 (2002-09-01), Hwang et al.
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6539536 (2003-03-01), Singh et al.
patent: 6560755 (2003-05-01), Zhang et al.
patent: 6754862 (2004-06-01), Hoyer et al.
patent: 6763506 (2004-07-01), Betz et al.
patent: 6779169 (2004-08-01), Singh et al.
patent: 6973632 (2005-12-01), Brahme et al.
patent: 2002/0194543 (2002-12-01), Veenstra et al.
patent: 2003/0037305 (2003-02-01), Chen et al.
Borer Terry P.
Brown Stephen D.
Quan Gabriel
Sanford Chris
Singh Deshanand P.
Altera Corporation
Chiang Jack
Cho L.
Rossoshek Helen
LandOfFree
Method and apparatus for placement of components onto... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for placement of components onto..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for placement of components onto... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3818918