Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input
Reexamination Certificate
2000-05-16
2002-01-22
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Phase shift by less than period of input
C327S256000, C327S258000
Reexamination Certificate
active
06340909
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to phase interpolators.
BACKGROUND
Phase interpolation is a useful technique in the generation of repetitive waveforms, such as device clocks. In phase interpolation input clocks are supplied which are phase offset from each other to a phase interpolator. The phase interpolator then has the ability to adjust its output to any phase-angle between the input clocks. This technique is very useful in the area of delayed locked loops (DLLs) and phase locked loops (PLLs) as well as most delay-matching circuitry. Phase interpolation is particularly useful in the phase shifting circuit of FIG.
1
.
Some conventional phase interpolators are susceptible to output jitter. For example, the phase interpolator described in U.S. Pat. No. 5,554,945 of Lee et al. (see
FIG. 2
) is strongly susceptible to output jitter when there is noise on the bulk bias supply Vbb. It would be desirable to have a phase interpolator that was less susceptible to output jitter when there is noise on a Vbb supply.
Some conventional phase interpolators also require that input vectors or clocks be very closely spaced. For example, the phase interpolator disclosed in A SEMI-DIGITAL DUAL DELAY-LOCKED LOOP, IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, by Sidiropoulos and Horowitz, generally requires that the rise/fall times of the input waveforms must overlap for good interpolation. This often results in smaller frequency range if the interpolator is used in a PLL/DLL application, or a requirement for the generation of multiple very finely spaced input vectors. It would be desirable to have a phase interpolator that did not require the input vectors to be as closely spaced as in conventional designs.
SUMMARY OF THE INVENTION
A phase interpolator circuit includes a first adjustable current supply to generate a first current that is based on the amplitude of a first control voltage and a first current mirror circuit to generate a second current that is based on the first current. The phase interpolator circuit further includes a first current steering switch to steer the second current to one of first and second nodes to generate a first voltage transition at one of the first and second nodes, the second current being steered to the first node when a first input signal is in a first state and to the second node when the first input signal is in a second state.
A phase interpolator with noise immunity is described. The phase interpolator includes a voltage-to-current conversion circuit that receives a differential voltage and generates a differential current. The differential current is mirrored and provided to a phase Max/Min detector circuit and current switches. The phase Max/Min detectors may generate signals for a phase selector circuit. The current switches provide the mirrored current to a phase comparator and a load circuit in response to input vectors and a quadrant select signal. The phase comparator generates output waveforms from the phase interpolator.
The present invention provides multiple advantages over conventional phase interpolators. This invention provides outputs with lower output jitter. One way this is done is via significantly better noise rejection, both from the Vbb and Vdd supply. This invention has much lower Vbb sensitivity than the phase interpolator of U.S. Pat. No. 5,554,945. It also has fewer stacked series devices, allowing for better Vdd noise rejection and operation at low supply voltages. The present invention also provides integrated interpolation waveforms of much higher quality. This minimizes jitter in what is normally the worst area, the low-swing to high-swing amplification of a comparator. This invention gives waveforms with larger swing and better dV/dT at the crosspoint. Providing better waveforms to the comparator minimizes jitter created by the low-swing to high-swing amplification.
This invention also uses the integration of current into capacitance instead of phase-blending to avoid the tight spacing requirement and has superior performance over Sidiropoulos et al. when presented with input clocks whose spacing is greater than their rise/fall time.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description which follows below.
REFERENCES:
patent: 4468689 (1984-08-01), Nagashima
patent: 4479094 (1984-10-01), Harris
patent: 4658160 (1987-04-01), Young
patent: 4959618 (1990-09-01), Shier
patent: 5008629 (1991-04-01), Ohba et al.
patent: 5059992 (1991-10-01), Akiike
patent: 5146121 (1992-09-01), Searles et al.
patent: 5179303 (1993-01-01), Searles et al.
patent: 5220206 (1993-06-01), Tsang et al.
patent: 5220294 (1993-06-01), Ichikawa
patent: 5241220 (1993-08-01), Karlock
patent: 5379002 (1995-01-01), Jokura
patent: 5491443 (1996-02-01), Zarabadi
patent: 5523724 (1996-06-01), Assar et al.
patent: 5543742 (1996-08-01), Takeda et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5568073 (1996-10-01), McClure
patent: 5572158 (1996-11-01), Lee et al.
patent: 5594383 (1997-01-01), Tamba
patent: 5642062 (1997-06-01), Kawakami
patent: 5714904 (1998-02-01), Jeong
patent: 5982227 (1999-11-01), Kim et al.
patent: 0 405 523 (1991-01-01), None
patent: 0 614 283 (1994-02-01), None
patent: 0 718 978 (1996-06-01), None
patent: 2 183 948 (1987-06-01), None
patent: 95/22206 (1995-02-01), None
patent: 98/43355 (1998-03-01), None
Rezzi, et al. “A PLL-Based Frequency Synthesizer for 160-MHz Double Sampled SC Filters”, IEEE Jourenal of Solid-State Circuits, vol. 31, No. 10, Oct. 1996, pp. 1560-1564.
Lee et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Sidiropoulos, et al., “A Semidigital Dual Delay-Locked Loop”, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997 pp. 1683-1692.
You, et al., “An Improved Tail Current Source for Low Voltage Applications”, IEEE Journal of Solid-Stae Circuits, vol. 32, No. 8, Aug. 1997, pp. 1173-1179.
Portmann Clemenz L.
Tsang Grace
Zerbe Jared L.
Rambus Inc.
Wells Kenneth B.
LandOfFree
Method and apparatus for phase interpolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for phase interpolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for phase interpolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2823023