Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1997-09-23
1999-12-14
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711104, 711118, 711140, 711154, 712 1, 712200, 712220, G06F 1200, G06F 1204, G06F 938
Patent
active
060031204
ABSTRACT:
A computer system comprising a processor, a memory subsystem having a fast memory and a slow memory, and other at least one peripheral-performing variable length processor write cycles is described. The present invention includes a method and apparatus for generating signals to indicate write cycles to either a fast memory or a slow memory. The present invention also includes a method of generating signals to indicate the initiation of write cycle to a slow memory and avoiding the insertion of unnecessary wait states in write cycles to memory. The present invention further includes a method of minimizing wait states in a write cycle to memory. The computer system further includes a memory controller having a control flag signal to indicate a write to slow memory when asserted, and to indicate a write to a fast memory when deasserted. The control flag signal when asserted memory system includes a programmable address decoder having a writable memory which provides bank address signals.
REFERENCES:
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4598359 (1986-07-01), Boothroyd et al.
patent: 4994962 (1991-02-01), Mageau et al.
patent: 5073851 (1991-12-01), Masterson et al.
patent: 5148528 (1992-09-01), Fite et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5257362 (1993-10-01), Menon
patent: 5265236 (1993-11-01), Mehring et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5353431 (1994-10-01), Doyle et al.
patent: 5359722 (1994-10-01), Chan et al.
patent: 5367705 (1994-11-01), Sites et al.
patent: 5396608 (1995-03-01), Garde
patent: 5416739 (1995-05-01), Wong
patent: 5420824 (1995-05-01), Kajimoto et al.
patent: 5471598 (1995-11-01), Quattromani et al.
Intel Corporation
Thai Tuan V.
LandOfFree
Method and apparatus for performing variable length processor wr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing variable length processor wr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing variable length processor wr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-874320