Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-15
2008-04-15
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10876709
ABSTRACT:
A method for designing a system on a target device utilizing field programmable gate arrays (FPGAs) includes identifying registers on near-critical paths. The registers are moved to shorten lengths of one or more near-critical paths.
REFERENCES:
patent: 6099583 (2000-08-01), Nag
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6631508 (2003-10-01), Williams
patent: 7019557 (2006-03-01), Madurawe
patent: 7120883 (2006-10-01), van Antwerpen et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
K. Eckl et al., A Practical Approach to Multiple-Class Retiming, Proceedings of the 36th Design Automation Conference, pp. 237-242, Jun. 1999.
D. Singh et al., Incremental Retiming for FPGA Physical Synthesis, Proceedings of the 42nd Design Automation Conference, pp. 433-438, Jun. 2005.
J. Lee et al., FPGA Mapping of Sequential Circuits with Retiming, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, pp. 426-429, May-Jun. 1998.
M.E. Dehkordi et al., Retiming Aware Clustering for Sequential Circuits, Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology, pp. 391-394, 2004.
R. Fischer et al., Reducing the Power Consumption of FPGA s through Retiming, 12th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems, pp. 89-94, Apr. 2005.
Singh et al., Integrated Retiming and Placement for Field Programmable Gate Arrays, Feb. 2002, IEEE/ACM, pp. 67-76.
Singh et al., Incremental Placement for Layout-Driven Optimizations on FPGAs, Nov. 2002, IEEE/ACM, pp. 752-759.
Borer Terry
Brown Stephen
Chesal Ian
Manohararajah Valavan
Quan Gabriel
Altera Corporation
Chiang Jack
Cho L.
Doan Nghia M.
LandOfFree
Method and apparatus for performing retiming on field... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing retiming on field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing retiming on field... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3915112