Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-13
2009-11-17
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07620925
ABSTRACT:
A method for designing a system on a target device includes synthesizing the system. The system is placed on the target device. Optimizing placement of the system for routing is performed after placing the system. The system is routed after optimizing placement.
REFERENCES:
patent: 5612893 (1997-03-01), Hao et al.
patent: 5619419 (1997-04-01), D'Haeseleer et al.
patent: 6446245 (2002-09-01), Xing et al.
patent: 7191426 (2007-03-01), Singh et al.
patent: 7219048 (2007-05-01), Xu
patent: 7290232 (2007-10-01), Fung et al.
patent: 7290240 (2007-10-01), Lam-Leventis et al.
patent: 7308664 (2007-12-01), Fung et al.
patent: 7318210 (2008-01-01), Singh et al.
patent: 7337100 (2008-02-01), Hutton et al.
patent: 2002/0166104 (2002-11-01), Wu et al.
patent: 2003/0041309 (2003-02-01), Chopra et al.
patent: 2004/0088663 (2004-05-01), Wu et al.
patent: 2004/0139410 (2004-07-01), Ghameshlu et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
patent: 2005/0097485 (2005-05-01), Guenthner et al.
patent: 2006/0026546 (2006-02-01), Dinter et al.
patent: 2006/0031798 (2006-02-01), Dirks et al.
patent: 2006/0253815 (2006-11-01), Bjesse et al.
patent: 2006/0271894 (2006-11-01), Arunachalam
patent: 2006/0288323 (2006-12-01), Birch
patent: 2007/0050745 (2007-03-01), Dinter et al.
patent: 2007/0204252 (2007-08-01), Furnish et al.
patent: 2007/0271543 (2007-11-01), Alpert et al.
patent: 2008/0005704 (2008-01-01), Miloslavsky et al.
patent: 2008/0028347 (2008-01-01), Hiraoglu et al.
patent: 2008/0201678 (2008-08-01), Ang et al.
patent: 2009/0132990 (2009-05-01), McElvain et al.
patent: 04243482 (1992-08-01), None
Brown Stephen D.
Chiu Gordon Raymond
Manohararajah Valavan
Singh Deshanand
Altera Corporation
Cho L.
Kik Phallaka
LandOfFree
Method and apparatus for performing post-placement... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing post-placement..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing post-placement... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103976