Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
1998-03-27
2001-11-13
Lee, Thomas (Department: 2783)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S239000, C708S495000, C708S525000
Reexamination Certificate
active
06317824
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to computer systems. More specifically, the present invention relates to performing integer operations based on results of floating point operations.
BACKGROUND OF THE INVENTION
Prior art processors typically perform comparisons of data, including integer data, floating point data and packed data. Such comparison operations are often used when determining whether branching should occur. For example, in a branch if greater than operation, two numbers are compared and a branch is taken if the first number is greater than the second number. Otherwise, the branch is not taken. The most basic comparisons are of two integer numbers.
In some applications, such as three-dimensional graphics, many numbers are compared to determine the “location” of various objects with respect to each other. In such applications, comparisons are performed more efficiently by operating on packed data. Packed data generally refers to the representation of multiple values by a single number. For example, four eight-bit integer numbers may be represented by a single 32-bit number having four eight-bit segments equivalent to the four eight-bit numbers. Thus, the significance given to various bit placements is altered from standard 32-bit values in order to accurately represent a greater number of smaller values. By performing a compare on the 32-bit packed data, four eight-bit integer compares are accomplished with a single compare operation. Similarly, packed data comparisons may be performed on floating point data.
Because many prior art processors branch on integer operations and many applications operate on floating point data, what is needed is an improved method and apparatus for performing branch instructions based on integer instructions in response to results of floating point operations.
SUMMARY OF THE INVENTION
A method and apparatus for performing a move mask operation is described. An operation is performed on floating point data and data is extracted from a result of the operation. The data includes a set of one or more bits where each bit represents multiple redundant bits in the result of the floating point operation. The set of one or more bits is transferred to an integer register and an operation is performed in response to the set of one or more bits.
REFERENCES:
patent: 4896133 (1990-01-01), Methvin et al.
patent: 4972314 (1990-11-01), Getzinger et al.
patent: 5073864 (1991-12-01), Methvin et al.
patent: 5388209 (1995-02-01), Akagiri
patent: 5469551 (1995-11-01), Sites et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5581778 (1996-12-01), Chin et al.
patent: 5701508 (1997-12-01), Glew et al.
patent: 5889984 (1999-03-01), Mills
“Architecture of a Broadband Mediaprocessor”, by Craig Hansen, pp. 334-354; Proceedings of COMPCON'96, Session 20: The MircoUnity Mediaprocessor.
“Chap—A SIMD Graphics Proceesor”, by Adam Levinthal and Thomas Porter, Computer Graphics Project, Lucasfilm Ltd., pp. 77-82.
“A Proceesor Architecture for 3D Graphics Calculations”, by Yulun Wang, Amante Mangaser and Partha Srinivasan, Computer Motion Inc., Goleta, CA 93117, pp. 1-23.
“Parallel Computers for Graphics Applications”, by Adam Levinthal, Pat Hanrahan, Mike Paquette and Jim Lawson, Oct. 5, 1987, pp. 193-198 ,Proceedings: Second International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS II).
Tri Media, TM 1000 Preliminary Data Book, 1997, Philips Electronics North America Corporation, Preliminary Information, pp. III-XX, pp. A-1 through A-180.
21164 Alpha Microprocessor, Data Sheet, Preliminary, Samsung Electronics, 1997, pp. III-VII, pp. 1, pp. 2-1-2-6, pp. 3-1-3-14, pp. 4-1-4-10, pp. 49-51, pp. 55-59, pp. 63-77.
“Silicon Graphics Introduces Enhanced MIPS Architecture to Lead the Interactive Digital Revolution”, Silicon Graphics, Oct. 21, 1996, pp. 1-2.
“Silicon Graphics Introduces Compact MIPS RISC Microprocessor Code for High Performance at a Low Cost”, Silicon Graphics, Oct. 21, 1996, pp. 1-2.
“MIPS Extensions for Digital Media”, by Earl Killian, Silicon Graphics Computer Systems, pp. 1-10.
MIPS V Instruction Set, MIPS V Specification, Rev. 1.0, pp. B-1 through B-37.
MIPS Digital Media Extension, MDMX, Rev. 1.0, pp. C-1 through C-40.
MIPS Extension for Digital Media with 3D, MIPS Technologies, Inc., Mar. 12, 1997, pp. 1-26.
Microproceesors Precision Architecture, Hewlett Parckard, 18 pages.
The VIS Instruction Set, Sun Microelectronics, pp. 1-2.
The Visual Instruction Set (VIS): On Chip Support for New-Media Processing, Sun Microsystems, pp. 1-7.
Real-Time MPEG2 Decode with the Visual Instruction Set (VIS), pp. 1-8.
Ultra Port Architecture (UPA): The New-Media System Architecture, pp. 1-4.
UltraSPARC Turbocharges Network Operations an . . . , ULTRASPARC, Turbocharges Network Operations and New-Media Computing, pp. 1-5.
The UltraSPARC Processor—Technology White Paper, Sun Microsystems.
Visual Instruction Set (VIS) User's Guide, Version 1.1, Mar. 1997, Sun Microsystem, Cover page, Title page, pp. III-XII, pp. 1-30, pp. 41-127.
Roussel Patrice
Scott Wayne H.
Thakkar Shreekant S.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lee Thomas
Patel Gautam R.
LandOfFree
Method and apparatus for performing integer operations in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing integer operations in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing integer operations in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2607967