Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-13
2007-03-13
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10931953
ABSTRACT:
A method for designing a system on a target device utilizing field programmable gate arrays (FPGAs) includes generating a first design for the system that includes a first netlist describing a first logical design, and placement and routing of the first logical design. A second design for the system is generated that includes a second netlist describing a second logical design. Changes made to the first design in the second design are identified. Placement is performed on the changes made to the first design on the second design.
REFERENCES:
patent: 5084824 (1992-01-01), Lam et al.
patent: 5659484 (1997-08-01), Bennett et al.
patent: 5867396 (1999-02-01), Parlour
patent: 6031981 (2000-02-01), Lee et al.
patent: 6035106 (2000-03-01), Carruthers et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6370677 (2002-04-01), Carruthers et al.
patent: 6449761 (2002-09-01), Greidinger et al.
patent: 6453454 (2002-09-01), Lee et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6539536 (2003-03-01), Singh et al.
patent: 6760899 (2004-07-01), Young et al.
patent: 6779169 (2004-08-01), Singh et al.
patent: 6910200 (2005-06-01), Aubel et al.
patent: 2001/0001881 (2001-05-01), Mohan et al.
patent: 2002/0124234 (2002-09-01), Linz
patent: 2002/0129325 (2002-09-01), Tanaka
patent: 2002/0162086 (2002-10-01), Morgan
patent: 2002/0188918 (2002-12-01), Cirit
patent: 2003/0088842 (2003-05-01), Cirit
patent: 2003/0154458 (2003-08-01), Butts et al.
patent: 2004/0088671 (2004-05-01), Wu et al.
patent: 2004/0199880 (2004-10-01), Kresh et al.
patent: 2005/0091627 (2005-04-01), Satapathy et al.
patent: 2006/0048085 (2006-03-01), Tyler et al.
patent: 09074138 (1997-03-01), None
patent: 10283382 (1998-10-01), None
Sing et al., “Incremental Placement for Layout-Driven Optimization on FPGAs”, IEEE/ACM International Conference on Computer Aided Design, Nov. 10-14, 2002, pp. 752-759.
Raman et al., “A Timing-Constrained Incremental Routing Algorithm for Symmetrical FPGAs”, Proceedings of European Design and Test Conference, Mar. 11-14, 1996, pp. 170-174.
Togawa et al., “An Incremental Placement and Global Routing Algorithm for Field-Programmable Gate Arrays”, Proceedings of the Asia and South Pacific Design Automation Conference, Feb. 10-13, 1998, pp. 519-526.
Emmert et al., “Incremental Routing in FPGAs”, Eleventh Annual IEEE International ASIC Conference, Sep. 13-16, 1998, pp. 217-221.
Tessier, “Incremental Compilation for Logic Emulation”, IEEE International Workshop on Rapid System Prototyping, Jul. 1999, pp. 236-241.
Emmert et al., “On-Line Incremental Routing for Interconnect Fault Tolerance in FPGAs Minus the Router”, Proceedings of 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 24-26, 2001, pp. 149-157.
Verma et al., “A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs”, IEEE/ACM International Conference on Computer Aided Design, Oct. 4-8, 2001, pp. 144-151.
Bian et al., “Local Logic Substitution Algorithm for Post-Layout Re-Synthesis”, Proceedings of 5th International Conference on ASIC, Oct. 21-24, 2003, vol. 1, pp. 136-139.
Kannan et al., “A Methodology and Algorithms for Post-Placement Delay Optimization”, 31st Conference on Design Automation, Jun. 6-10, 1994, pp. 327-332.
Suaris et al., “Smart Move: A Placement-Aware Retiming and Replication Method for Filed Programmable Gate Arrays”, Proceedings of 5th International Conference on ASIC, vol. 1, Oct. 21-24, 2003, pp. 67-70.
Brown Stephen
Chan Kevin
Singh Deshanand
Altera Corporation
Cho L.
Kik Phallaka
LandOfFree
Method and apparatus for performing incremental compilation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing incremental compilation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing incremental compilation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3726564