Patent
1994-09-08
1997-03-25
Lane, Jack A.
395292, 395859, G06F 1342
Patent
active
056153430
ABSTRACT:
A method and apparatus of performing bus transactions on the bus of the computer system. The present invention includes a method and apparatus for permitting out-of-order replies in a pipelined bus system. The out-of-order responses include the sending of tokens between both the requesting agents and the responding agents in the computer system without the use of dedicated token buses.
REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4488232 (1984-12-01), Swaney et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5235684 (1993-08-01), Becker et al.
Popescu, Val; Schultz, Merle; Spracklen, John; Gibson, Gary; Lightner, Bruce; Isaman, David;, "The Metaflow Architecture", IEEE Micro, Jun. 1991, p. No. 10-13 and 63-73.
Lai Konrad K.
MacWilliams Peter D.
Pawlowski Stephen S.
Rhodehamel Michael W.
Sarangdhar Nitin V.
Intel Corporation
Lane Jack A.
LandOfFree
Method and apparatus for performing deferred transactions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing deferred transactions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing deferred transactions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211734