Method and apparatus for performing bus operations in a computer

Details Method and apparatus for performing bus operations in a computer Method and apparatus for performing bus operations in a computer

1997-10-20

2000-01-04

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710129, 710107, 710108, 710112, 710 36, 710 39, G06F 1342

Patent

active

060121181

ABSTRACT:
A split transaction bus in a computer system that permits out-of-order replies in a pipelined manner using an additional bus for use in the response phase.

REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4488232 (1984-12-01), Swaney et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5235684 (1993-08-01), Becker et al.
patent: 5615343 (1997-03-01), Sarangdhar et al.
European Search Report for Application No. EP94305316, 2 pages (Dec. 14, 1994).
Val Popescu et al., "The Metaflow Architecture," Metaflow Technologies, Inc., IEEE Micro, pp. 10-13 and 63-73 (Jun. 1991).

Affiliated with

Also associated with

Rating

Method and apparatus for performing bus operations in a computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for performing bus operations in a computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing bus operations in a computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1080947