Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-02-06
2007-02-06
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S103000
Reexamination Certificate
active
10678672
ABSTRACT:
Methods and apparatus for caching updates or new data associated with a logical block are disclosed. According to one aspect of the present invention, a method for processing contents associated with blocks of a non-volatile memory includes obtaining a first set of contents that is associated with a first group of logical pages associated with a first logical block, and writing the first set of contents into a memory area. The first set of contents is then written from the memory area into a first group of physical pages associated with a second physical block that is then mapped to the first logical block. In one embodiment, the memory area is one of a RAM cache and a physical block cache.
REFERENCES:
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5568439 (1996-10-01), Harari
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 5937425 (1999-08-01), Ban
patent: 6000006 (1999-12-01), Bruce et al.
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 2003/0110343 (2003-06-01), Hagiwara et al.
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
Kim, Jesung et al., “A Space-Effiicient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.
Chang Robert C
Li Ping
Qawami Bahman
Sabet-Sharghi Farshid
Anderson Levine & Lintel
Peugh Brian R.
SanDisk Corporation
LandOfFree
Method and apparatus for performing block caching in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing block caching in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing block caching in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3813465