Method and apparatus for parallel store-in second level caching

Details Method and apparatus for parallel store-in second level caching Method and apparatus for parallel store-in second level caching

2005-03-15

2005-03-15

Peikari, B. James (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S124000

Reexamination Certificate

active

06868482

ABSTRACT:
Each dual multi-processing system has a number of processors, with each processor having a store in first-level write through cache to a second-level cache. A third-level memory is shared by the dual system with the first-level and second-level caches being globally addressable to all of the third-level memory. Processors can write through to the local second-level cache and have access to the remote second-level cache via the local storage controller. A coherency scheme for the dual system provides each second-level cache with indicators for each cache line showing which ones are valid and which ones have been modified or are different than what is reflected in the corresponding third level memory. The flush apparatus uses these two indicators to transfer all cache lines that are within the remote memory address range and have been modified, back to the remote memory prior to dynamically removing the local cache resources due to either system maintenance or dynamic partitioning.

REFERENCES:
patent: 3848234 (1974-11-01), MacDonald
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4503497 (1985-03-01), Krygowski et al.
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4530055 (1985-07-01), Hamstra et al.
patent: 4551799 (1985-11-01), Ryan et al.
patent: 4586133 (1986-04-01), Steckler
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4713751 (1987-12-01), Dutton et al.
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4733352 (1988-03-01), Nakamura et al.
patent: 4985829 (1991-01-01), Thatte et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5045996 (1991-09-01), Barth et al.
patent: 5056002 (1991-10-01), Watanabe
patent: 5095424 (1992-03-01), Woffinden et al.
patent: 5130922 (1992-07-01), Liu
patent: 5136700 (1992-08-01), Thacker
patent: 5155832 (1992-10-01), Hunt
patent: 5197139 (1993-03-01), Emma et al.
patent: 5197146 (1993-03-01), LaFetra
patent: 5206945 (1993-04-01), Nishimukai et al.
patent: 5212781 (1993-05-01), Shah
patent: 5214770 (1993-05-01), Ramanujan et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5241641 (1993-08-01), Iwasa et al.
patent: 5253353 (1993-10-01), Mogul
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5276836 (1994-01-01), Fukumaru et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5289588 (1994-02-01), Song et al.
patent: 5293595 (1994-03-01), Caldarale et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5317716 (1994-05-01), Liu
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5357623 (1994-10-01), Megory-Cohen
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5386547 (1995-01-01), Jouppi
patent: 5392416 (1995-02-01), Doi et al.
patent: 5423016 (1995-06-01), Tsuchiya et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5490261 (1996-02-01), Bean et al.
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5555382 (1996-09-01), Thaller et al.
patent: 5581727 (1996-12-01), Collins et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5778433 (1998-07-01), Collins et al.
patent: 5809543 (1998-09-01), Byers et al.
patent: 5875462 (1999-02-01), Bauman et al.
patent: 5960455 (1999-09-01), Bauman

Affiliated with

Also associated with

Rating

Method and apparatus for parallel store-in second level caching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for parallel store-in second level caching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel store-in second level caching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3376820