Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-11-28
2006-11-28
McLean-Mayo, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S150000, C711S149000, C711S169000, C711S168000, C710S023000, C710S035000, C710S264000
Reexamination Certificate
active
07143247
ABSTRACT:
A computer system having a plurality of parallel execution pipelines which may generate data for storing in a memory, data from the pipelines may be stored in a queue prior to accessing the memory and the system includes circuitry for reordering data from the different pipelines before inserting onto the queue.
REFERENCES:
patent: 4507760 (1985-03-01), Fraser
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5574935 (1996-11-01), Vidwans et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5745913 (1998-04-01), Pattin et al.
patent: 5781853 (1998-07-01), Johnson
patent: 6240492 (2001-05-01), Foster et al.
patent: 6240508 (2001-05-01), Brown, III et al.
patent: 6256342 (2001-07-01), Schlag et al.
patent: 6279065 (2001-08-01), Chin et al.
patent: 6286083 (2001-09-01), Chin et al.
patent: 6311286 (2001-10-01), Bertone et al.
patent: 6321308 (2001-11-01), Arnon et al.
patent: 6415357 (2002-07-01), Wright et al.
patent: 6564309 (2003-05-01), Fuin
patent: 0 651 331 (1995-05-01), None
European Search Report from European Application No. 99410063.
A.R. Pleszkun et al.,Stuctured Memory Access Architecture, Proceedings of the 1983 International Conference on Parallel Processing, Aug. 23-26, 1983, pp. 461-470 XP000212140.
Yound H.C.,Code Scheduling Methods for Some Architectural Features in Pipe, Microprocessing and Microprogramming, NL, Elsevier Science Publishers, BV., Amsterdam, vol. 22, No. 1, pp. 39-63 XP000105778, ISSN: 0165-6074.
U.S. Appl. No. 09/562,551, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/562,542, filed May 2, 2000, Wojcieszak et al.
U.S. Appl. No. 09/562,717, filed May 2, 2000, Wojcieszak et al.
U.S. Appl. No. 09/562,718, filed May 2, 2000, Wojcieszak et al.
U.S. Appl. No. 09/563,475, filed May 2, 2000, filed Cofler et al.
U.S. Appl. No. 09/562,715, filed May 2, 2000, Wojcieszak et al.
U.S. Appl. No. 09/563,610, filed May 2, 2000, Wojcieszak et al.
U.S. Appl. No. 09/563,703, filed May 2, 2000, Uguen et al.
U.S. Appl. No. 09/563,154, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/563,704, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/563,468, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/561,629, filed May 2, 2000, Grossier.
U.S. Appl. No. 09/563,473, filed May 2, 2000, Bernard.
U.S. Appl. No. 09/563,186, filed May 2, 2000, Alofs.
U.S. Appl. No. 09/563,477, filed May 2, 2000, Cousin.
U.S. Appl. No. 09/563,702, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/563,634, filed May 2, 2000, Cofler et al.
U.S. Appl. No. 09/563,153, filed May 2, 2000, Debbagh et al.
Jorgenson Lisa K.
McLean-Mayo Kimberly
McLoughlin Daniel P.
STMicroelectronics S.A.
Wolf Greenfield & Sacks P.C.
LandOfFree
Method and apparatus for parallel execution pipeline data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for parallel execution pipeline data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel execution pipeline data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3701069