Method and apparatus for parallel carry chains

Details Method and apparatus for parallel carry chains Method and apparatus for parallel carry chains

2006-05-23

2006-05-23

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07051296

ABSTRACT:
An apparatus having two or more parallel carry chain structures, each of the carry chain structures comprising a series of logical structures, where at least one of the logical structures within each of the carry chain structures has an associated input node, output node and carry node. The input node corresponds to a function input term, the output node corresponds to an output term of the function and the carry node corresponds to a carry value to a following logical structure in the series of logical structures.

REFERENCES:
patent: 4853887 (1989-08-01), Jutand et al.
patent: 4885716 (1989-12-01), Little
patent: 5229959 (1993-07-01), Scriber
patent: 5272662 (1993-12-01), Scriber et al.
patent: 5285406 (1994-02-01), Lynch et al.
patent: 5483478 (1996-01-01), Chiang
patent: 5487025 (1996-01-01), Partovi et al.
patent: 6003059 (1999-12-01), Bechade
patent: 6359468 (2002-03-01), Park et al.

Affiliated with

Also associated with

Rating

Method and apparatus for parallel carry chains does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for parallel carry chains, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel carry chains will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3650593