Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1998-12-04
2000-04-04
Nelms, David
Static information storage and retrieval
Read/write circuit
Data refresh
365236, G11C 700
Patent
active
060469528
ABSTRACT:
A memory controller for a dynamic random access memory having counters for each chip select in the memory. The counters are incremented at a fixed interval. Programmable threshold values are provided which, when compared with the counters, indicate to the memory controller when a refresh should be opportunistically attempted and when a refresh is urgently required. The memory controller then either attempts to find an idle cycle to send the opportunistic refresh or blocks memory accesses to create a window for an urgently needed refresh. Once a refresh is sent to the memory, the appropriate counter is decremented accordingly.
REFERENCES:
patent: 5907857 (1999-06-01), Biswas
Micron Technology, Inc., Synchronous DRAM Data Sheet, 16Mb: x16 SDRAM, 1998.
Micron Technology, Inc., Synchronous DRAM Data Sheet, 64Mb: x4, x8, x16 SDRAM, 1998.
Micron Technology, Inc., Synchronous DRAM Data Sheet, 64Mb: x32 SDRAM, 1998.
Micron Technology, Inc., Synchronous DRAM Data Sheet, 128 MEG: x4, x8, x16 SDRAM, 1998.
Micron Technology, Inc., Synchronous DRAM Data Sheet, 256Mb: x4, x8, x16 SDRAM, 1998.
Novak Stephen T.
Peck, Jr. John C.
Waldron Scott
Advanced Micro Devices , Inc.
Lam David
Nelms David
LandOfFree
Method and apparatus for optimizing memory performance with oppo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing memory performance with oppo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing memory performance with oppo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-371539