Method and apparatus for optimizing cache hit ratio in non...

Details Method and apparatus for optimizing cache hit ratio in non... Method and apparatus for optimizing cache hit ratio in non...

2006-04-25

2006-04-25

Verbrugge, Kevin (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S144000

Reexamination Certificate

active

07035979

ABSTRACT:
A method and apparatus for increasing the performance of a computing system and increasing the hit ratio in at least one non-L1 cache. A caching assistant and a processor are embedded in a processing system. The caching assistant analyzes system activity, monitors and coordinates data requests from the processor, processors and other data accessing devices, and monitors and analyzes data accesses throughout the cache hierarchy. The caching assistant is provided with a dedicated cache for storing fetched and prefetched data. The caching assistant improves the performance of the computing system by anticipating which data is likely to be requested for processing next, accessing and storing that data in an appropriate non-L1 cache prior to the data being requested by processors or data accessing devices. A method for increasing the processor performance includes analyzing system activity and optimizing a hit ratio in at least one non-L1 cache. The caching assistant performs processor data requests by accessing caches and monitoring the data requests to determine knowledge of the program code currently being processed and to determine if patterns of data accession exist. Based upon the knowledge gained through monitoring data accession, the caching assistant anticipates future data requests.

REFERENCES:
patent: 5093777 (1992-03-01), Ryan
patent: 5367656 (1994-11-01), Ryan
patent: 5623608 (1997-04-01), Ng
patent: 5694572 (1997-12-01), Ryan
patent: 5781922 (1998-07-01), Braceras et al.
patent: 5787469 (1998-07-01), Merrell
patent: 5805855 (1998-09-01), Liu
patent: 5815700 (1998-09-01), Poplingher et al.
patent: 5826052 (1998-10-01), Stiles et al.
patent: 5829027 (1998-10-01), Goodrum
patent: 5835946 (1998-11-01), Allen et al.
patent: 5875462 (1999-02-01), Bauman et al.
patent: 5875470 (1999-02-01), Dreibelbis et al.
patent: 5893163 (1999-04-01), Arimilli et al.
patent: 5903908 (1999-05-01), Singh et al.
patent: 5909694 (1999-06-01), Gregor et al.
patent: 5918246 (1999-06-01), Goodnow et al.
patent: 5956477 (1999-09-01), Ranson et al.
patent: 6038642 (2000-03-01), Arimilli et al.
patent: 6044437 (2000-03-01), Reinders
patent: 6047363 (2000-04-01), Lewchuk
patent: 6081872 (2000-06-01), Matick et al.
patent: 6092186 (2000-07-01), Betker et al.
patent: 6098154 (2000-08-01), Lopez-Aguado et al.
patent: 6101578 (2000-08-01), Patwardhan et al.
patent: 6105111 (2000-08-01), Hammarlund et al.
patent: 6115795 (2000-09-01), Gilda et al.
patent: 6119222 (2000-09-01), Shiell et al.
patent: 6138213 (2000-10-01), McMinn
patent: 6157986 (2000-12-01), Witt
patent: 6157993 (2000-12-01), Lewchuk
patent: 6161166 (2000-12-01), Doing et al.
patent: 6175906 (2001-01-01), Christie
patent: 6192451 (2001-02-01), Arimilli et al.
patent: 6202125 (2001-03-01), Patterson et al.
patent: 6202129 (2001-03-01), Palanca et al.
patent: 6212629 (2001-04-01), McFarland et al.
patent: 6219760 (2001-04-01), McMinn
patent: 6446167 (2002-09-01), Mayfield et al.
patent: 6601143 (2003-07-01), Lamparter
patent: 2003/0084433 (2003-05-01), Luk et al.
patent: 0 404 126 (1990-06-01), None
patent: 560100 (1993-09-01), None
patent: 05334082 (1992-06-01), None
patent: 05088960 (1993-04-01), None
patent: 08016390 (1996-01-01), None
patent: 08036525 (1996-02-01), None
patent: 11003280 (1999-01-01), None
patent: 11259300 (1999-09-01), None
patent: 11272559 (1999-10-01), None
patent: 11316750 (1999-11-01), None
patent: 1999-0070179 (1999-09-01), None
Preemptible Cache Line Prefetch Algorithm And Implementation, IBM Technical Disclosure Bulletin, vol. 33, Issue 3B, pp. 371 373. Aug. 1, 1990.
NN8901462, Biasing Cache Threshold Pointers Toward Less Pre-Staging, IBM Technical Disclosure Bulletin, Jan. 1989, vol. 31, Issue No. 8, pp. 462-466.
“Controlling of Microprocessor's Internal And External Cache Memory,” IBM Technical Disclosure Bulletin, No. 8B, Jan. 1990, 3 pages, http://www.delphion.com/tdbs/tdb?&order=90A+60276.

Affiliated with

Also associated with

Rating

Method and apparatus for optimizing cache hit ratio in non... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for optimizing cache hit ratio in non..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing cache hit ratio in non... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3598215