Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-13
2007-03-13
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10860813
ABSTRACT:
A method and apparatus is described which allows efficient optimization of integrated circuit designs. By performing a global analysis of the circuit and identifying bottleneck nodes, optimization focuses on the nodes most likely to generate the highest return on investment and those that have the highest room for improvement. The identification of bottleneck nodes is seamlessly integrated into the timing analysis of the circuit design. Nodes are given a bottleneck number, which represents how important they are in meeting the objective function. By optimizing in order of highest bottleneck number, the optimization process converges quickly and will not get side-tracked by paths that cannot be improved.
REFERENCES:
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 6223328 (2001-04-01), Ito et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6622291 (2003-09-01), Ginetti
patent: 6678871 (2004-01-01), Takeyama et al.
patent: 6757877 (2004-06-01), Stenberg et al.
patent: 6904585 (2005-06-01), Brittain et al.
patent: 7036103 (2006-04-01), Miller et al.
patent: 7055120 (2006-05-01), Teig et al.
patent: 7111268 (2006-09-01), Anderson et al.
patent: 7127695 (2006-10-01), Huang et al.
patent: 7134112 (2006-11-01), Anderson et al.
patent: 2001/0010090 (2001-07-01), Boyle et al.
patent: 2001/0047507 (2001-11-01), Pileggi et al.
patent: 2002/0083398 (2002-06-01), Takeyama et al.
patent: 2003/0005398 (2003-01-01), Cho et al.
patent: 2003/0009727 (2003-01-01), Takeyama et al.
patent: 2003/0163797 (2003-08-01), Stenberg et al.
patent: 2004/0015803 (2004-01-01), Huang et al.
patent: 2004/0044979 (2004-03-01), Aji et al.
patent: 2004/0199884 (2004-10-01), Brittain et al.
patent: 2004/0230931 (2004-11-01), Barbee et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
patent: 2006/0090151 (2006-04-01), Miller et al.
patent: 07105278 (1995-04-01), None
patent: 08123468 (1996-08-01), None
patent: 2000172738 (2000-06-01), None
Hu et al., “Performance driven global routing through gradual refinement”, Proceedings. of 2001 International Conference on Computer Design, Sep. 23-26, 2001, pp. 481-483.
Albrecht et al. “Floorplan evaluation with timing-driven global wireplanning, pin assignment, and buffer/wire sizing”, Proceedings of ASP-DAC 2002, 7th Asia and South Pacific and the 15th International Conference on VLSI Design, Jan. 7-11, 2002, pp. 580-587.
Goel, Nanotechnology circuit design—the “interconnect problem”, Proceedings of the 2001 1st IEEE Conference on Nanotechnology, Oct. 28-30, 2001, pp. 123-127.
Kumthekar et al., “Power and delay reduction via simultaneous logic and placement optimization in FPGAs”, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Mar. 27-30, 2000, pp. 202-207.
Esbensen, “EXPLORER: an interactive floorplanner for design space exploration”, Proceedings of Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Sep. 16-20, 1996, pp. 356-361.
Alpert et al. “Minimum density interconnection trees”, 1993 IEEE International Symposium on Circuits and Systems, vol. 3, May 3-6, 1993, pp. 1865-1868.
Krishnamoorthy Shankar
Luo Yufeng
Srinivas Prasanna Venkat
Kik Phallaka
O'Melveny & Myers LLP
Sierra Design Automation, Inc.
LandOfFree
Method and apparatus for optimization of digital integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimization of digital integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimization of digital integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3734081