Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-10-27
2009-11-17
Lane, Jack A (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S154000, C711S105000, C711S106000
Reexamination Certificate
active
07620783
ABSTRACT:
In one embodiment taught herein, a memory module selectively uses its write data mask input as a status output on which it provides status signaling to an associated memory controller. The memory module configures its data mask input as a status output at one or more times not conflicting with write operations. Correspondingly, the memory controller configures its write data mask output as a status input at such times, for receipt of status signaling from the memory module. In one embodiment, the memory module maintains a status register related to one or more operating conditions of the module, such as temperature, and signals status information changes to the memory controller by driving the module's data mask input. In response to such signaling, the memory controller initiates a read of the module's status register to obtain updated status information, and takes appropriate action, such as by changing the module's refresh rate.
REFERENCES:
patent: 5787255 (1998-07-01), Parlan et al.
patent: 6373768 (2002-04-01), Woo et al.
patent: 6401213 (2002-06-01), Jeddeloh
patent: 6449685 (2002-09-01), Leung
patent: 6453218 (2002-09-01), Vergis
patent: 6667905 (2003-12-01), Dono et al.
patent: 6728798 (2004-04-01), Roohparvar
patent: 6757857 (2004-06-01), Lamb et al.
patent: 6778459 (2004-08-01), Blodgett
patent: 6937958 (2005-08-01), Gold et al.
patent: 6957308 (2005-10-01), Patel
patent: 7096283 (2006-08-01), Roohparvar
patent: 7230876 (2007-06-01), Walker
patent: 7251192 (2007-07-01), Walker
patent: 7304905 (2007-12-01), Hsu et al.
patent: 7395176 (2008-07-01), Chung et al.
patent: 7421525 (2008-09-01), Polzin et al.
patent: 2002/0078282 (2002-06-01), Drerup et al.
patent: 2003/0158696 (2003-08-01), Gold et al.
patent: 2005/0060481 (2005-03-01), Bleonozink
patent: 2006/0239095 (2006-10-01), Shi et al.
patent: 2006/0265615 (2006-11-01), Janzen et al.
patent: 2006/0294294 (2006-12-01), Walker
patent: 0797207 (1997-09-01), None
patent: 0851427 (1998-07-01), None
Gillingham P et al:“SLDRAM:High Performance, Open-Standard Memory” IEEE Micro, IEEE Service Center, Los Alamitos, CA, US, vol. 17, No. 6, Nov. 1997, pp. 29-39, XP000726002 ISSN: 0272-1732 pp. 31-36.
International Preliminary Report on Patent Patentability-PCT/US06/006995-International Search Authority-European Patent Office-Aug. 14, 2007.
International Preliminary Examination Report-PCT/US06/024498, International Search Authority-European Patent Office-Dec. 24, 2007.
International Search Report-PCT/US06/006995, International Search Authority-European Patent Office-Oct. 30, 2006.
International Search Report-PCT/US06/024498, International Search Authority-European Patent Office-Apr. 10, 2007.
JEDEC Standard; “Double Data Rate (DDR) SDRAM Specification”, JESD79E (May 2005).
Written Opinion-PCT/US06/006995-International Search Authority-European Patent Office-Oct. 30, 2006.
Written Opinion-PCT/US06/024498, International Search Authority-European Patent Office-Apr. 10, 2007.
Sullivan, Jr. James Edward
Wolford Barry Joe
Kamarchik Peter
Lane Jack A
Pauley Nicholas J.
QUALCOMM Incorporated
Talpalatsky Sam
LandOfFree
Method and apparatus for obtaining memory status information... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for obtaining memory status information..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for obtaining memory status information... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070124