Method and apparatus for mutual synchronization of ASIC devices

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327146, 327295, H03L 700

Patent

active

059695501

DESCRIPTION:

BRIEF SUMMARY
The present invention concerns a process and arrangement for the mutual synchronization of application-specific integrated circuits (ASIC) arranged to communicate with one another.


TECHNICAL BACKGROUND

In the field of telecommunications, inter alia, digital systems are found which consist of several different application-specific integrated circuits which often cooperate in such a way that data has to be transmitted between the different circuits.
Each operation or change of state in an integrated circuit is initiated by a clock signal which can be generated in the circuit or can be input into the circuit from a clock disposed externally thereof. It is important that the parts of an integrated circuit which are interdependent or communicate with one another in some way are synchronized in terms of time. This synchronization is brought about by the clock signal which has to be distributed such that clock skew between clock signals in the different parts of the integrated circuit is minimized.
In the case of a digital system comprising a plurality of application-specific integrated circuits (ASIC), all the changes of state or operations in the system are controlled by clock signals which correspond to the circuits and are usually generated locally in connection with the respective circuit. In the same way as for different parts of an integrated circuit, it is important that different integrated circuits in a digital system are synchronized in terms of time if these circuits are arranged to exchange data. In the case of a system with a plurality of integrated circuits cooperating with one another there should therefore be correspondance between clock signals belonging to respective circuits. If this is not the case, clock skew can occur between clock signals in the different circuits in the system which leads to problems when data is exchanged therebetween.
U.S. Pat. No. 5,317,601 earlier disclosed a technique for feeding synchronized clock signals at different frequencies to a number of different parts of an integrated circuit. A number of synchronized clock signals are generated and distributed to the different parts of the circuit. In order to improve control of clock skew between these synchronized clock signals a synchronizing signal is also generated and is used as a reference for the clock signal. This synchronizing signal is distributed to the different parts of the integrated circuit. A synchronizing circuit adapted to each part of the integrated circuit receives the clock signals and the synchronizing signal.
The synchronizing circuit essentially comprises a multiplexer which through-connects the clock signal to the intended part of the integrated circuit under the control of the synchronizing signal. Each synchronizing circuit therefore synchronizes the respective clock signal according to the synchronizing signal.
The known synchronizing circuit consequently overcomes the problem of reducing skew between synchronizing signals to different parts of an integrated circuit. However the solution can be inadequate when data is exchanged between these parts.


DESCRIPTION OF THE INVENTION

The object of the present invention is to solve the problem of improving synchronization between integrated circuits which communicate with one another.
This object is achieved for respective integrated circuits by means of an arrangement and a process whereby an activating pulse edge in a common clock signal to an edge-triggered integrated circuit can be determined. The integrated circuit is arranged to communicate with at least one further integrated circuit. Each of the circuits which are arranged to communicate with one another, receives the common clock signal. The different integrated circuits are also arranged to receive frequency data in the form of a clock signal which is adapted to the respective circuit and which is used for establishing in the respective integrated circuit an activating pulse edge in the common clock signal.
The arrangement according to the invention comprises a switching device and an e

REFERENCES:
patent: 4771441 (1988-09-01), Spengler et al.
patent: 4772937 (1988-09-01), Romesburg et al.
patent: 4797574 (1989-01-01), Okubo et al.
patent: 4864399 (1989-09-01), Romesburg et al.
patent: 4928290 (1990-05-01), Vo
patent: 5120989 (1992-06-01), Johnson et al.
patent: 5317601 (1994-05-01), Riordan et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5361290 (1994-11-01), Akiyama
patent: 5367207 (1994-11-01), Goetting et al.
patent: 5416918 (1995-05-01), Gleason et al.
patent: 5555213 (1996-09-01), DeLong
patent: 5638015 (1997-06-01), Gujral et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for mutual synchronization of ASIC devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for mutual synchronization of ASIC devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for mutual synchronization of ASIC devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2060845

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.