Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-11-03
1999-02-23
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395842, 711136, G06F 1328
Patent
active
058753524
ABSTRACT:
An on-chip cache memory is used to provide a high speed access mechanism to frequently used channel state information for operation of a DMA device that supports multiple virtual channels in a high speed network interface. When an access to a particular channel state is performed, e.g., by a host processor or the DMA device, the cache is first accessed and if the state information is not located currently in the cache, external memory is read and the state information is written to the cache. As the cache does not store all the states stored in external memory, replacement algorithms are utilize to determine which channel state information to remove from the cache in order to provide room to store a recently accessed channel. A doubly linked list is used to track the most recently used channel. As cached channel information is accessed, the corresponding entry is moved to the top of the list. The doubly linked list provides a rapid apparatus and method for updating pointers to the cache. Top and bottom pointers are maintained, pointing to the most recently used and least recently used channels. When a channel is used, it moved to the top of the list. When channel data is moved from external memory to the cache, the bottom pointer points to the channel data to be removed from the cache.
REFERENCES:
patent: 4126893 (1978-11-01), Cronshaw et al.
patent: 5606688 (1997-02-01), McNutt et al.
Gentry Denton E.
Oskouy Rasoul M.
Peikari J.
Sun Microsystems Inc.
Swann Tod R.
LandOfFree
Method and apparatus for multiple channel direct memory access c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for multiple channel direct memory access c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multiple channel direct memory access c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-315094