Method and apparatus for multi-bus breakpoint stepping

Details Method and apparatus for multi-bus breakpoint stepping Method and apparatus for multi-bus breakpoint stepping

2000-11-06

2004-06-29

Iqbal, Nadeem (Department: 2184)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C710S048000

Reexamination Certificate

active

06757846

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to methods of debugging integrated circuits, and more specifically a method of breakpoint stepping.
BACKGROUND
Advances in integrated circuit technology have made it possible to embed an entire system, including a processor core, a memory unit, a high performance bus, and a programmable logic, in a single semiconductor device. This type of programmable semiconductor device is commonly referred to as a system-on-chip (SoC), or a configurable system-on-chip (CSoC). The SoC provides many advantages over traditional processor-based designs. It is an attractive alternative to multi-chip designs because the integration of components into a single device increases overall speed while decreasing size. The SoC is also an attractive alternative to fully customized chips, such as an ASIC (application specific integrated circuit), because ASIC designs tend to have a significantly longer development time and larger development costs.
While the integration of components into a single chip provides many advantages, it often makes debugging chip firmware more difficult. Many of the methods and tools commonly used for debugging processor-based, embedded systems are less effective or simply do not work when the processor is deeply embedded in a chip. For example, logic analyzers and ICEs (in circuit emulators) are often ineffective tools for tracing bus events the processor's address and data busses are not available externally on the chip's I/O (input/output) pins.
The lack of external access to address and data busses has led processor designers to develop on-chip debugging solutions. By adding debug logic to the processor core and making it accessible externally via a serial port, chip designers have made it possible to remotely control execution of a processor with minimal use of the target chip's resources, such as ROM and I/O pins. However, this solution only allows tracing and triggering of a processor's local bus.
New and complex SoCs are being developed with multiple processors and multiple busses. Some new SoC designs have a dedicated processor bus, connecting the processor core to on-chip memory, as well as a peripheral bus, connecting the application specific or programmable logic portion of the chip to the processor core. Prior art solutions do not address such multi-bus systems.
SUMMARY
A method of breakpoint stepping a multi-bus device is disclosed. The method achieves breakpoint stepping, including single stepping, a multi-bus, processor-based device through the use of a multi-bus breakpoint unit.


REFERENCES:
patent: 5012180 (1991-04-01), Dalrymple et al.
patent: 5047926 (1991-09-01), Kuo et al.
patent: 5367550 (1994-11-01), Ishida
patent: 5572667 (1996-11-01), Ideta
patent: 5717851 (1998-02-01), Yishay et al.
patent: 5724505 (1998-03-01), Argade et al.
patent: 5737516 (1998-04-01), Circello et al.
patent: 5793776 (1998-08-01), Quershi et al.
patent: 5812562 (1998-09-01), Baeg
patent: 5875294 (1999-02-01), Roth et al.
patent: 5896415 (1999-04-01), Owens et al.
patent: 5915083 (1999-06-01), Ponte
patent: 6026501 (2000-02-01), Hohl et al.
patent: 6134652 (2000-10-01), Warren
patent: 6331957 (2001-12-01), Kurts et al.
patent: 6345298 (2002-02-01), Moriya
patent: 6351724 (2002-02-01), Klassen et al.
patent: 6408412 (2002-06-01), Rajsuman
patent: 6425101 (2002-07-01), Garreau
patent: 6430727 (2002-08-01), Warren
patent: 6457108 (2002-09-01), Hsu et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6522985 (2003-02-01), Swoboda et al.
patent: 6557116 (2003-04-01), Swoboda et al.
patent: 6598178 (2003-07-01), Yee et al.
patent: 0 636 976 (1994-07-01), None
IBM Technical Disclosure Bulletin, “Efficient Mechanism for Multiple Debug Modes,” vol. 38, No. 11, Nov. 1995, pp. 65-68.
IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1-1990, IEEE Computer Society, Oct. 21, 1993, pp. 1-166.
Supplement to IEEE Std. 1149.1-11990, IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1n-1994, IEEE Computer Society, Mar. 3, 1995, pp. 1-75.

Affiliated with

Also associated with

Rating

Method and apparatus for multi-bus breakpoint stepping does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for multi-bus breakpoint stepping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multi-bus breakpoint stepping will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3330494