Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1997-06-24
2000-06-06
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711148, G06F 1200
Patent
active
060732253
ABSTRACT:
Memory controller logic for concurrently obtaining memory access locality information by cycle type for a large number of contiguous sections of system memory (pages) for the purposes of optimizing memory and process assignments in a multiple-node NUMA architecture computer system including a distributed system memory. Page access monitoring logic is included within each processing node which contains a portion of shared system memory. This page access monitoring logic maintains a plurality of page access counters, each page access counter corresponding to a different memory page address within the shared system memory. The monitoring logic further includes a programmable cycle control register and comparison logic to condition the page access counters for specific memory cycle types, such as coherency cycles, reads, writes, copyback cache cycles, etc. Whenever the processing node generates a transaction requiring access to a memory address within system memory which matches the cycle type specified in the cycle control register, the page access monitoring logic increments a count value contained within the page access counter corresponding to the memory address to which access is sought. Thus, a record of memory access patterns by cycle type is created which can be used to optimize memory and process assignments in the computer system.
REFERENCES:
patent: 4426681 (1984-01-01), Bacot et al.
patent: 5175834 (1992-12-01), Sawai
patent: 5193172 (1993-03-01), Arai et al.
patent: 5247687 (1993-09-01), Eilert et al.
patent: 5394537 (1995-02-01), Courts et al.
patent: 5504872 (1996-04-01), Tanaka
patent: 5537536 (1996-07-01), Groves
patent: 5566324 (1996-10-01), Kass
patent: 5596756 (1997-01-01), O'Brien
patent: 5596765 (1997-01-01), Baum et al.
patent: 5613071 (1997-03-01), Rankin et al.
patent: 5710907 (1998-01-01), Hagersten et al.
patent: 5727150 (1998-03-01), Laudon et al.
patent: 5734922 (1998-03-01), Hagersten et al.
patent: 5809035 (1998-09-01), Sikdar et al.
patent: 5826058 (1998-10-01), Hartvigsen et al.
patent: 5845331 (1998-12-01), Carter et al.
patent: 5864653 (1999-01-01), Tavallaei et al.
patent: 5897656 (1999-04-01), Vogt et al.
James Larry C.
Washington Peter
Intel Corporation
Moazzami Nasser
Yoo Do Hyun
LandOfFree
Method and apparatus for monitoring bus transactions based on cy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for monitoring bus transactions based on cy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for monitoring bus transactions based on cy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223991