Method and apparatus for monitoring bit-error rate

Details Method and apparatus for monitoring bit-error rate Method and apparatus for monitoring bit-error rate

2006-11-21

2009-06-30

Tu, Christine T (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error count or rate

C714S738000, C370S252000

Reexamination Certificate

active

07555685

ABSTRACT:
A test set for evaluating network performance is described, and which may include an output device, a processor, a power supply, a memory unit, and a control terminal. The test set may be configured to receive a user-entered selection of one of a plurality of different bit-error rate profiles and generate a test signal exhibiting the selected bit-error rate profile. The test set may also supply the test signal exhibiting the selected bit-error rate profile to a network under test. In addition, the test set may receive as an input, an output from the network under test. The output may include the test signal exhibiting the selected bit-error rate. The test set may evaluate the received test signal and determine the performance of the network in response to the received test signal exhibiting the bit-error rate. The test set may then output the results of the evaluation.

REFERENCES:
patent: 6289381 (2001-09-01), Brodigan
patent: 2005/0162172 (2005-07-01), Bertness
patent: 2007/0288822 (2007-12-01), Lin et al.

Affiliated with

Also associated with

Rating

Method and apparatus for monitoring bit-error rate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for monitoring bit-error rate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for monitoring bit-error rate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4100568