Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-28
2009-10-06
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07600210
ABSTRACT:
Method, apparatus, and computer readable medium for modular circuit design for a programmable logic device (PLD) is described. In one example, a circuit design is captured. The circuit design includes a plurality of modules and one or more logic interface macros positioned on a floorplan. Each of the plurality of modules is one of a static module or a reconfigurable module. The one or more logic interface macros include programmable logic of the PLD and are positioned at one or more boundaries between one or more pairs of the plurality of modules. Each of the plurality of modules is implemented using information generated from the capturing step. The modules are assembled using the information generated from the capturing step and implementing step. Routing for a static module can cross a defined implementation area for a reconfigurable module, and a static module can be placed anywhere outside of reconfigurable module areas.
REFERENCES:
patent: 6678646 (2004-01-01), McConnell et al.
patent: 6817005 (2004-11-01), Mason et al.
patent: 2004/0049672 (2004-03-01), Nollet et al.
Dutt et al., “Efficient Incremental Rerouting for Fault Reconfiguration in Field Programmable Gate Arrays”, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, pp. 173-177.
U.S. Appl. No. 11/225,248, filed Sep. 12, 2005, Young.
U.S. Appl. No. 11/218,415, filed Sep. 1, 2005, Trimberger.
Horta, Edson L., “Automated Method To Generate Bitstream Intellectual Property Cores for Virtex FPGAs”, FPL 2004, pp. 1-4, Department of Electronic Engineering, Laboratory of Integrated Systems, EPUSP, available at http://www.arl.wustl.edu/˜lockwood/publications/PARBIT—FPL—04.pdf.
U.S. Appl. No. 11/225,248, filed Sep. 12, 2005, Young, Jay T., entitled “Design Methodology to Support Relocatable Bit Streams for Dynamic Partial Reconfiguration of FPGAs to Reduce Bit Stream Memory Requirements”, Xilinx, Inc. 2100 Logic Drive, San Jose, California, 95124.
Mason Jeffrey M.
Young Jay T.
Brush Robert M.
Chiang Jack
Lin Aric
Xilinx , Inc.
LandOfFree
Method and apparatus for modular circuit design for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for modular circuit design for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for modular circuit design for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4134950