Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
1999-10-07
2003-10-21
Myers, Paul R. (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S108000, C710S036000, C710S058000
Reexamination Certificate
active
06636912
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to reducing average power consumption by a computer system. More particularly, the invention pertains to selecting between various modes of operation in a computer system having a hub interface architecture.
BACKGROUND OF THE INVENTION
Prior computer systems typically rely on standardized busses, such as the Peripheral Component Interconnect (PCI) bus adhering to a Specification Revision 2.1 bus developed by the PCI Special Interest Group of Portland Oregon, to allow computer system chipset components to communicate one with another. For example, a transaction originating at a processor and intended for a disk drive might first be delivered to a first chipset component that serves as an intermediary between the processor bus and a PCI bus. The first chipset component would then deliver the transaction over the PCI bus to a second system chipset component which would then deliver the transaction to the disk drive.
Busses such as the PCI bus also provide for communication with other computer system devices such as graphics controllers and network adapters. Because busses such as the PCI bus must interface with a variety of component types, each with varying requirements, the busses are not necessarily optimized for allowing communication between chipset components. Further, chipset manufacturers who rely on standardized busses such as the PCI bus must adhere to bus standards in order to ensure compatibility with other components, and are not at liberty to make substantial changes in how the chipset components communicate with each other.
Another issue that faces chipset component manufacturers in designing and manufacturing chipset components is the need to conform to standardized supply and signaling voltages when relying on busses such as PCI for communication between chipset components, thereby locking the manufacturers into certain design practices and manufacturing technologies. Therefore, it would be desirable to provide a flexible interface that provides optimal communication between chipset components. In addition, it would be desirable to provide a method and apparatus for selecting between various modes of operation in chipset components coupled to such an interface.
SUMMARY OF THE INVENTION
A method of selecting data clocking rates in a computer system is disclosed. According to one embodiment, the method includes detecting a reset signal indicating a power-on reset at a first device and a second device, exchanging the data clocking rate capabilities between the first and second devices via a first bus, and operating the first and second devices at a first data clocking rate. The first data clocking rate corresponds to the highest data clocking rate supported by the first and second devices
REFERENCES:
patent: 4727536 (1988-02-01), Reeves et al.
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5386544 (1995-01-01), Nakamura
patent: 5469435 (1995-11-01), Krein et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5586117 (1996-12-01), Edem et al.
patent: 5590292 (1996-12-01), Wooten et al.
patent: 5621894 (1997-04-01), Menezes et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5675813 (1997-10-01), Holmdahl
patent: 5883894 (1999-03-01), Patel et al.
patent: 5918025 (1999-06-01), Hayek et al.
patent: 5922052 (1999-07-01), Heaton
patent: 5923663 (1999-07-01), Bontemps et al.
patent: 5930485 (1999-07-01), Kelly
patent: 5933612 (1999-08-01), Kelly et al.
patent: 5938728 (1999-08-01), Dwork et al.
patent: 5944805 (1999-08-01), Ricks et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 5991303 (1999-11-01), Mills
patent: 5991824 (1999-11-01), Strand et al.
patent: 5996036 (1999-11-01), Kelly
patent: 6012118 (2000-01-01), Jayakumar et al.
patent: 6021456 (2000-02-01), Herdeg et al.
patent: 6115389 (2000-09-01), Mahale et al.
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6185641 (2001-02-01), Dunnihoo
patent: 6198727 (2001-03-01), Wakeley et al.
patent: 6215793 (2001-04-01), Gultekin et al.
patent: 6246754 (2001-06-01), Cole et al.
patent: 6301628 (2001-10-01), Janssens
patent: 6308215 (2001-10-01), Kolbet et al.
patent: 6374317 (2002-04-01), Ajanovic et al.
Universal Serial Bus Specification Revision 1.1 Sep. 23, 1998.
Ajanovic Jasmin
Harriman David J.
Poisner David I.
LandOfFree
Method and apparatus for mode selection in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for mode selection in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for mode selection in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3130851