Method and apparatus for mitigating one or more event upsets

Details Method and apparatus for mitigating one or more event upsets Method and apparatus for mitigating one or more event upsets

2008-03-26

2009-08-18

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Reliability

C326S014000, C326S038000

Reexamination Certificate

active

07576557

ABSTRACT:
A method of configuring an integrated circuit having programmable logic including the steps of generating a configuration bitstream in accordance with a configuration setup, storing the configuration bitstream into a portion of a memory, configuring the programmable logic of the integrated circuit with a first configuration portion of the configuration bitstream of the memory, monitoring the integrated circuit for at least one configuration error generated in response to an event upset, reconfiguring at least a portion of the programmable logic of the integrated circuit with a second configuration portion of the configuration bitstream in response to the at least one configuration error generated. The integrated circuit may operate normally during the process of reconfiguring the at least a portion of the programmable logic.

REFERENCES:
patent: 6101624 (2000-08-01), Cheng et al.
patent: 7236000 (2007-06-01), Steiner
patent: 7283409 (2007-10-01), Voogel et al.
patent: 7310759 (2007-12-01), Carmichael et al.
patent: 2007/0176627 (2007-08-01), Ng et al.
U.S. Appl. No. 12/038,768, filed Feb. 27, 2008, Tseng, Chen Wei et al., entitled “Method and Apparatus for Configuring an Integrated Circuit”, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/388,897, filed Mar. 24, 2006, Carmichael, Carl H., et al., “Techniques for Mitigating Detecting, and Correcting Single Event Upset Effects in Systems Using SRAM-Based Field Programmable Gate Arrays”, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/158,864, filed Jun. 22, 2005, Jones, IV, Leslie W., et al., entitled “High-Speed Detection and Correction of Soft Errors in a Configuration Memory”, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
XAPP 714 (v1.0), “Single Event Upset (SEU) Detection and correction Using Vertex-4 Devices”, Jan. 5, 2007, pp. 1-12, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
XAPP 216 (v1.0), “Correcting Single-Event Upsets Through Virtex Partial Configuration”, Jun. 1, 2000, pp. 1-12, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “Correcting Single-Event Upsets with a Self-Hosting Configuration Management Core,” Mar. 19, 2008, pp. 1-9, XAPP989 (v1.0), available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.

Affiliated with

Also associated with

Rating

Method and apparatus for mitigating one or more event upsets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for mitigating one or more event upsets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for mitigating one or more event upsets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4116577