Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2011-07-26
2011-07-26
Bae, Ji H (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S400000, C713S401000, C713S503000, C713S600000, C327S141000, C327S144000, C327S153000, C327S154000
Reexamination Certificate
active
07987382
ABSTRACT:
One inventive aspect relates to a digital sub-circuit suitable for embedding in an at least partially digital circuit for minimizing the influence of another digital sub-circuit on the at least partially digital circuit, the other digital sub-circuit being part of the at least partially digital circuit. The influence of the other digital sub-circuit may, for example, be the introduction of ground bounce by switching of the other digital sub-circuit. Another inventive aspect relates to an at least partially digital circuit comprising such a digital sub-circuit for minimizing the influence of another digital sub-circuit to the at least partially digital circuit and to a method for reducing the influence of another digital sub-circuit to an at least partially digital circuit.
REFERENCES:
patent: 6493394 (2002-12-01), Tamura et al.
patent: 6643317 (2003-11-01), Blumer
patent: 6647052 (2003-11-01), Hailey
patent: 6941258 (2005-09-01), Van Heijningen et al.
patent: 7290162 (2007-10-01), Swarbrick et al.
patent: 2003/0169086 (2003-09-01), Lee et al.
patent: 0 120 100 (1983-03-01), None
patent: WO 01/04984 (2001-01-01), None
Badaroglu (2004) Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate. IEEE Journal of Solid-State Circuits. 39(7):1119-1130.
Badaroglu et al. (2002) Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients. Proceedings 2002 Design Automation Conference, NY. pp. 399-404.
Badaroglu et al. (2002) Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits. Solid-State Circuits Conference, 2002. Digest of Technical Papers. 2002 IEEE International, Piscataway, NJ. 2:222-223, 483.
Badaroglu et al. (2002) Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits. IEEE Journal of Solid-State Circuits. 37(11):1383-1395.
Badaroglu et al. (2004) Digital ground bounce reduction by phase modulation of the clock. Design, Automation and Test in Europe Conference and Exhibition, Piscataway, NJ. 1:88-93.
Chang et al. (2003) A spread-spectrum clock generator with triangular modulation. IEEE Journal of Solid-State Circuits. 38(4):673-676.
Frye (2001) Integration and electrical isolation in CMOS mixed-signal wireless chips. Proceedings of the IEEE. 89(4):444-455.
Gabara et al. (1996) Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers. IEEE 1996 Custom Integrated Circuits Conference. pp. 277-280.
Hardin (1994) Spread spectrum clock generation for the reduction of radiated emission. IEEE International Symposium in Chicago, IL, New York, NY. pp. 227-231.
Heredia (2001) Spread spectrum clock—an EMC solution for new generation portable computers. Proceedings of INCEMIC 2001-2002. pp. 146-151.
Li et al. (1999) Dual-loop spread-spectrum clock generator. IEEE International Solid-State Circuits Conference, New York. 42:184-185, 459.
Michel et al. (1999) A frequency modulated PLL for EMI reduction in embedded application. ASIC/SOC Conference. Proceedings. Twelfth Annual IEEE International Washington, DC, Piscataway, NJ. pp. 362-365.
Neves et al. (1996) Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 4(2):286-291.
Neves et al. (1996) Optimal clock skew scheduling tolerant to process variations. University of Rochester, New York. pp. 623-628.
Rusu et al. (2003) A 1.5-GHz 130-nm Itanium® 2 Processor with 6-MB On-die L3 Cache. IEEE Journal of Solid-State Circuits. 38(11):1887-1895.
Sakiyama et al. (1997) A lean power management technique: the lowest power consumption for the given operating speed of LSIs. Symposium on VLSI Circuits Digest of Technical Papers. pp. 99-100.
Su (1993) Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits. IEEE Journal of Solid-State Circuits. 28(4):420-430.
Vittal et al. (1996) Clock skew optimization for ground bounce control. University of California, Santa Barbara, CA, IEEE. pp. 395-399.
Vuillod et al. (1996) Clock-skew optimization for peak current reduction. Computer Systems Laboratory, Sanford University, ISLPED 1996 Monterey, CA. pp. 265-270.
Xu et al. (2001) Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS Receiver. IEEE Journal of Solid-State Circuits. 36(3):473-485.
Bae Ji H
IMEC
Knobbe Martens Olson & Bear LLP
LandOfFree
Method and apparatus for minimizing the influence of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for minimizing the influence of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for minimizing the influence of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2666142