Method and apparatus for memory interface

Details Method and apparatus for memory interface Method and apparatus for memory interface

2007-07-17

2007-07-17

Rinehart, Mark H. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S052000, C710S056000, C710S306000

Reexamination Certificate

active

11096182

ABSTRACT:
A bridge mechanism enables efficient communication between first and second devices, e.g., processors, via an interface, such as PCI express.

REFERENCES:
patent: 2004/0205270 (2004-10-01), Creta et al.
patent: 2004/0233933 (2004-11-01), Munguia
patent: 2004/0268015 (2004-12-01), Pettey et al.
patent: 2005/0012747 (2005-01-01), Sauber
patent: 2005/0038947 (2005-02-01), Lueck et al.
patent: 2005/0068956 (2005-03-01), Liao et al.
patent: 2005/0285863 (2005-12-01), Diamond
Intel IXP1200 Network Processor Family: Hardware Reference Manual, Dec. 2001; pp. 18-19, 268-272.
Microsoft Computer Dictionary: Fifth Edition, 2002; Definitions of ‘atomic transaction’ and ‘burst’.

Affiliated with

Also associated with

Rating

Method and apparatus for memory interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for memory interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for memory interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3764472