Method and apparatus for memory block initialization

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S105000, C365S189020

Reexamination Certificate

active

11048831

ABSTRACT:
In one aspect of the invention, a circuit for generating addresses for memory initialization within a programmable logic device (PLD) is provided. The circuit includes input registers, which are loaded and unloaded with data triggered by the edge of a clock. The circuit further includes multiplexers, where the multiplexers are capable of receiving output of the input registers and encoded programmable addresses. The multiplexer generates encoded row addresses for a wordline of a memory within the PLD. The circuit includes a decoder to decode the encoded row addresses for the wordline of the memory.

REFERENCES:
patent: 6028445 (2000-02-01), Lawman
patent: 6765408 (2004-07-01), Cheng et al.
patent: 6856173 (2005-02-01), Chun
patent: 6924670 (2005-08-01), Azam
patent: 2005/0166105 (2005-07-01), Warren

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for memory block initialization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for memory block initialization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for memory block initialization will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3739423

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.