Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-10-22
2010-11-30
Peugh, Brian R (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
Reexamination Certificate
active
07844785
ABSTRACT:
Access to a memory is optimized by monitoring physical memory addresses and by detecting a memory access conflict based on the monitored physical memory addresses. The data stored at a physical address for which a conflict was detected is transferred to a new physical address.
REFERENCES:
patent: 7085909 (2006-08-01), Ananthanarayanan et al.
Carter, J., et al., “Impulse: Building a Smarter Memory Controller,” 1999, 10 pages, University of Utah Department of Computer Science.
Kim, D., et al., “Architectural Support for Uniprocessor and Multiprocessor Active Memory Systems,” IEEE Transactions on Computers, Mar. 2004, pp. 288-307, vol. 53, No. 3, IEEE Computer Society.
McKee, S.A., et al., “Design and Evaluation of Dynamic Access Ordering Hardware,” Proceedings of the 10th International Conference on Supercomputing, May 25-28, 1996, pp. 2-8, Philadelphia, PA.
Rau, B.R., “Pseudo-randomly interleaved memory,” publication information, if any; unknown.
Rau, B.R., “Pseudo-randomly interleaved memory,” Proceedings of the 18thannual international symposium on Computer architecture, May 1991, pp. 74-83, vol. 19, Issue 3, ACM, New York,NY.
Rixner, S., et al., “Memory Access Scheduling,” Proceedings of the 27thInternational Symposium on Computer Architecture, 2000, pp. 128-138,IEEE.
Zhang, C., et al., “Hardware-Only Stream Prefetching and Dynamic Access Ordering,” Proceedings of the 14thInternational Conference on Supercomputing, 2000, pp. 167-175, ACM, New York, NY.
Zhang, Z., et al., “A Permutation-based Page Interleaving Scheme to Reduce Row-buffer Conflicts and Exploit Data Locality,” Proceedings of the 33rdannual ACM/IEEE International Symposium on Microarchitecture, 2000, pp. 32-41, ACM, New York, NY.
Lopez Paolo Ienne
Skerlj Maurizio
Peugh Brian R
Qimonda AG
Slater & Matsil L.L.P.
LandOfFree
Method and apparatus for memory access optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for memory access optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for memory access optimization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4233517