Method and apparatus for measuring defects

Data processing: measuring – calibrating – or testing – Measurement system in a specific environment – Mechanical measurement system

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C702S081000, C382S149000, C348S129000

Reexamination Certificate

active

06754593

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of semiconductor device manufacturing and, more particularly, to a method and apparatus for measuring defects.
2. Description of the Related Art
There is a constant drive within the semiconductor industry to increase the quality, an reliability and throughput of integrated circuit devices, e.g., microprocessors, memory devices, and the like. This drive is fueled by consumer demands for higher quality computers and electronic devices that operate more reliably. These demands have resulted in a continual improvement in the manufacture of semiconductor devices, e.g., transistors, as well as in the manufacture of integrated circuit devices incorporating such transistors. Additionally, reducing the defects in the manufacture of the components of a typical transistor also lowers the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.
Generally, a set of processing steps is performed on a lot of wafers using a variety of processing tools, including photolithography steppers, etch tools, deposition tools, polishing tools, rapid thermal processing tools, implantation tools, etc. The technologies underlying semiconductor processing tools have attracted increased attention over the last several years, resulting in substantial refinements. However, despite the advances made in this area, many of the processing tools that are currently commercially available suffer certain deficiencies. In particular, such tools often lack advanced process data monitoring capabilities, such as the ability to provide historical parametric data in a user-friendly format, as well as event logging, real-time graphical display of both current processing parameters and the processing parameters of the entire run, and remote, ie., local site and worldwide, monitoring. These deficiencies can engender non-optimal control of critical processing parameters, such as throughput, accuracy, stability and repeatability, processing temperatures, mechanical tool parameters, and the like. This variability manifests itself as within-run disparities, run-to-run disparities and tool-to-tool disparities that can propagate into deviations in product quality and performance, whereas an ideal monitoring and diagnostics system for such tools would provide a means of monitoring this variability, as well as providing means for optimizing control of critical parameters.
One technique for improving the operation of a semiconductor processing line includes using a factory wide control system to automatically control the operation of the various processing tools. The manufacturing tools communicate with a manufacturing framework or a network of processing modules. Each manufacturing tool is generally connected to an equipment interface. The equipment interface is connected to a machine interface that facilitates communications between the manufacturing tool and the manufacturing framework. The machine interface can generally be part of an advanced process control (APC) system. The APC system initiates a control script based upon a manufacturing model, which can be a software program that automatically retrieves the data needed to execute a manufacturing process. Often, semiconductor devices are staged through multiple manufacturing tools for multiple processes, generating data relating to the quality of the processed semiconductor devices.
Data gathered during the course of wafer processing is used to identify and attempt to mitigate the effects of process and equipment variations by implementing automatic control techniques and/or automatic fault detection and classification (FDC) techniques based on the collected metrology data. Current semiconductor processing techniques typically collect metrology data at a fixed rate (e.g., every fourth lot processed in a tool) or by pre-assigning a fixed percentage of lots for measurement. Because lots are not typically processed in a particular order, the percentage technique sometimes results in periods where multiple lots are measured consecutively, followed by periods where no lots are measured. Such static sampling plans sometimes do not diagnose process or system issues expeditiously. As a result, defective wafers could be manufactured, necessitating costly re-work or scrapping of the wafers.
Different processes performed during the fabrication of devices, by nature, have different propensities for inducing defects in the processed devices. Typically, one process tool may be used to perform a process using different operating recipes (e.g., different etching recipes for different process layers formed on a wafer). Static sampling plans typically measure a predetermined number of wafers processed in the process tool. Such static sampling plans sometimes fail to provide adequate data for effective process control or fault detection given the different defect characteristics of the processes being performed.
The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
SUMMARY OF THE INVENTION
One aspect of the present invention is seen in a method for measuring defects. The method includes receiving a defect characteristic measurement for each measurement site in a first subset of a plurality of measurement sites on a workpiece. A second subset of the plurality of measurement sites is defined. The size of the second subset is based on the defect characteristic measurements of the first subset of the plurality of measurement sites. A metrology tool is directed to measure the defect characteristic at each of the measurement site in the second subset responsive to the size of the second subset being greater than zero.
Another aspect of the present invention is seen in a system including a metrology tool and a controller. The metrology tool is configured to measure a defect characteristic at each of a first plurality of measurement sites on a workpiece. The controller is configured to compare the measured defect characteristics at the first plurality of measurement sites against a first predetermined threshold and direct the metrology tool to measure the defect characteristic at each of a second plurality of measurement sites on the workpiece responsive to the measured defect characteristics being greater than the first predetermined threshold.


REFERENCES:
patent: 5991699 (1999-11-01), Kulkarni et al.
patent: 6104835 (2000-08-01), Han
patent: 6222936 (2001-04-01), Phan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for measuring defects does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for measuring defects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for measuring defects will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3364746

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.