Method and apparatus for masking debug resources

Details Method and apparatus for masking debug resources Method and apparatus for masking debug resources

2011-01-11

2011-01-11

Baderman, Scott T (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S031000

Reexamination Certificate

active

07870434

ABSTRACT:
A method uses an integrated circuit having a debug status register. The integrated circuit is for being debugged by a hardware debugger external to the integrated circuit and has a processing unit for executing debug software. The debug status register is coupled to the processing unit and is for being coupled to the hardware debugger. The method includes updating the debug status register with hardware status flags arising from running the hardware debugger and software status flags arising from running the debug software. The method further includes masking locations in the debug status register where the hardware status flags are located from being read by the debug software while allowing the hardware status flags and the software status flags to be read by the hardware debugger. This is particularly useful in using the hardware debugger in debugging the debug software.

REFERENCES:
patent: 6321331 (2001-11-01), Roy et al.
patent: 6553513 (2003-04-01), Swoboda et al.
patent: 6591378 (2003-07-01), Arends et al.
patent: 6643803 (2003-11-01), Swoboda et al.
patent: 6708270 (2004-03-01), Mayer
patent: 6895530 (2005-05-01), Moyer et al.
patent: 7296137 (2007-11-01), Moyer
patent: 7590891 (2009-09-01), Ishihara
patent: 7681078 (2010-03-01), Moyer
patent: 2001/0010083 (2001-07-01), Satoh
patent: 2001/0032305 (2001-10-01), Barry
patent: 2002/0087918 (2002-07-01), Miura et al.
patent: 2003/0074650 (2003-04-01), Akgul et al.
patent: 2003/0093685 (2003-05-01), Tobin
patent: 2004/0148548 (2004-07-01), Moyer et al.
patent: 2005/0027973 (2005-02-01), Barry et al.
patent: 2005/0149693 (2005-07-01), Barry
patent: 2006/0117166 (2006-06-01), Barry
patent: 2008/0222333 (2008-09-01), Barry et al.
“e200z6 PowerPC(TM) Core Reference Manual”; Chapter 10-Debug Support' pp. 10-1 thru 10-14, Title and Information Pages; 2004; Freescale Semiconductor, Inc. http://www.freescale.com/files/32bit/doc/ref—manual/E200Z6—RM.pdf.
U.S. Appl. No. 11/750,739, filed May 18, 2007.
U.S. Appl. No. 12/016,664, filed Jan. 18, 2008.
U.S. Appl. No. 12/016,664, filed on Jan. 18, 2008.
International Search Report and Written Opinion in PCT/US2009/031769, Foreign Counterpart to Related U.S. Appl. No. 12/040,221.
Office Action mailed Jun. 10, 2010 on U.S. Appl. No. 12/040,215.

Affiliated with

Also associated with

Rating

Method and apparatus for masking debug resources does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for masking debug resources, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for masking debug resources will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2695550