Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data... – Inhibiting timing generator or component
Patent
1997-12-19
2000-01-18
Heckler, Thomas M.
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
Inhibiting timing generator or component
711146, G06F 110, G06F 1200
Patent
active
060165510
ABSTRACT:
A microprocessor having a cache memory unit, an execution unit, and clock masking circuitry is described. Both units are responsive to a clock signal that can be masked by the clock masking circuitry in order to reduce the power consumption of the microprocessor. Based on a signal that indicates a potential impending cache snoop, the clock masking circuitry can unmask the clock signal to the cache unit without unmasking the clock signal to the execution unit.
REFERENCES:
patent: 5473767 (1995-12-01), Kardach et al.
patent: 5481731 (1996-01-01), Conary et al.
patent: 5546568 (1996-08-01), Bland et al.
patent: 5603036 (1997-02-01), Wells et al.
patent: 5842005 (1998-11-01), Walsh et al.
Nakanishi Tosaki
Stoler Gil
Heckler Thomas M.
Intel Corporation
Lane Thomas R.
LandOfFree
Method and apparatus for masking and unmasking a clock signal in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for masking and unmasking a clock signal in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for masking and unmasking a clock signal in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-570552