Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate
2000-04-18
2002-08-06
Clark, Sheila V. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Ball or nail head type contact, lead, or bond
C257S781000, C257S784000
Reexamination Certificate
active
06429531
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to packaging integrated circuits, more particularly to the structure and processing of a stud and bump without the standard under bump metallurgy.
BACKGROUND OF THE INVENTION
This invention involves the process and structure of forming an interconnect structure including a stud and a bump on an integrated circuit chip. Currently, in the semiconductor industry, an under bump metal (UBM) is applied on top of a base pad, where the base pad is typically aluminum or copper or their alloys. The UBM usually consists of a layer of chrome, a layer of chrome copper (CrCu), a layer of copper (Cu), and a layer of gold (Au) below an evaporative bump stud. For an electroplated bump, the UBM typically consists of a layer of titanium tungsten nitride (TiWNx), a layer of titanium tungsten (TiW) and a layer of copper below the stud. This under bump metallurgy is used as a solder diffusion barrier for obtaining good adhesion and for reducing stresses between the base pad and the stud.
The present invention provides an interconnect structure without the need for a UBM, thereby reducing process steps, manufacturing cost and increasing reliability. In the present invention, a stud is applied directly to the base pad using substantially the same base material. The advantages of this invention include the use of substantially the same base material for the stud and for the bond pad which decreases stress, reduces processing steps and cost, without creating an adhesion problem between the stud and base pad.
REFERENCES:
patent: 5071518 (1991-12-01), Pan
patent: 5447264 (1995-09-01), Koopman et al.
patent: 5461261 (1995-10-01), Nishiguchi
patent: 5600180 (1997-02-01), Kusada et al.
patent: 5872404 (1999-02-01), Lynch et al.
patent: 5943597 (1999-08-01), Kleffner et al.
patent: 5977632 (1999-11-01), Beddingfield
patent: 6180505 (2001-01-01), Uzoh
patent: 6198169 (2001-03-01), Kobayashi et al.
patent: 6287893 (2001-09-01), Elenius et al.
patent: 19616373 (1997-08-01), None
patent: 19907525 (1999-09-01), None
patent: 2000091341 (2000-03-01), None
patent: 2000091369 (2000-03-01), None
patent: 20000228006 (2000-08-01), None
Lee et al., “Development and Characterization of an Alpha Particle Low Emissivity Measurement System for Semiconductor Industry,” Motorola, Inc. (6 pgs.), to be published in IMAPs Apr. 2000.
Ananthanarayanan Kartik
Carney George F.
Chowdhury Rina
Cole Rebecca G.
Hagen Deborah A.
Clark Sheila V.
Motorola Inc.
LandOfFree
Method and apparatus for manufacturing an interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for manufacturing an interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for manufacturing an interconnect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2876237