Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-08-14
2007-08-14
Beausoliel, Robert W. (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S010000, C714S011000, C714S012000
Reexamination Certificate
active
10621945
ABSTRACT:
A method, apparatus, and computer instructions for managing processors in a data processing system. Monitoring is performed for a failed processor in the processors. Responsive to detecting a failed processor, a spare processor from the set of spare processors is identified. The set of spare processors are located on different modules and wherein the spare processor is identified as minimizing degradation in processing performance.
REFERENCES:
patent: 5485604 (1996-01-01), Miyoshi et al.
patent: 5764882 (1998-06-01), Shingo
patent: 5802365 (1998-09-01), Kathail et al.
patent: 5828578 (1998-10-01), Blomgren
patent: 5867658 (1999-02-01), Lee
patent: 5901281 (1999-05-01), Miyao et al.
patent: 6862693 (2005-03-01), Chaudhry et al.
patent: 7017074 (2006-03-01), Okin
patent: 7028218 (2006-04-01), Schwarm et al.
patent: 7085959 (2006-08-01), Safford
patent: 7114095 (2006-09-01), Milojicic et al.
patent: 2004/0073835 (2004-04-01), Kim
Beausoliel Robert W.
Handelsman Libby Z.
Puente Emerson
Yee Duke W.
Yociss Lisa L. B.
LandOfFree
Method and apparatus for managing processors in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for managing processors in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for managing processors in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3865711