Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2003-09-18
2008-10-07
Sough, Hyung (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
Reexamination Certificate
active
07434019
ABSTRACT:
A buffer random access memory has a first portion reserved for a defect table and a second portion reserved for data caching. A method of managing the buffer random access memory includes determining actual memory space of the first portion which is occupied by the defect table. This identifies unused memory space of the first portion of the buffer random access memory. The method then includes reallocating the unused memory space of the first portion of the buffer random access memory for use in data caching. Controllers and mass storage devices which implement the method are also provided.
REFERENCES:
patent: 5948062 (1999-09-01), Tzelnic et al.
patent: 5995308 (1999-11-01), Assouad
patent: 6009498 (1999-12-01), Kumasawa
patent: 6098185 (2000-08-01), Wilson
patent: 6101574 (2000-08-01), Kumasawa
patent: 6336202 (2002-01-01), Tsuchimoto et al.
patent: 6393492 (2002-05-01), Cornaby
patent: 6442715 (2002-08-01), Wilson
patent: 2002/0108072 (2002-08-01), Beng Sim et al.
Chia KokHoe
Choo SweeKieong
Ngwe Myint
Shen JinQuan
Seagate Technology LLC
Sough Hyung
Veldhuis-Kroeze John D.
Walter Craig E
Westman Champlin & Kelly P.A.
LandOfFree
Method and apparatus for managing buffer random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for managing buffer random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for managing buffer random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3989731