Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-08-27
2000-02-01
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711 3, 711118, 711135, 711143, 711147, 711154, G06F 1200, G06F 1300
Patent
active
060214732
ABSTRACT:
A method and apparatus for maintaining coherency in CPU and bus device data transactions in a computer system. A CPU may write data items to a memory shared with bus devices and may also write data items to a write buffer in a bridge circuit which are to be sent out on a device bus, such as a PCI bus. When the CPU writes a data item to the shared memory after writing a data item to the write buffer, a dirty bit is set for each location in the write buffer that stores a data item. When a bus device requests access to the shared memory, the dirty bits are checked. If the dirty bits are set, the bus device is denied access to the shared memory to maintain write coherency. When bus device access is denied, the bus device is informed to retry its request at a later time, and data items in the write buffer are flushed to devices on the bus. The write buffer is disabled after flushing the data items so that the CPU cannot write additional data items to the write buffer until the bus device has retried and accessed the shared memory.
REFERENCES:
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5179679 (1993-01-01), Shoemaker
patent: 5426739 (1995-06-01), Lin et al.
patent: 5579504 (1996-11-01), Callander et al.
patent: 5621902 (1997-04-01), Cases et al.
patent: 5630094 (1997-05-01), Hayek et al.
patent: 5664149 (1997-09-01), Martinez et al.
VLSI Technology, Inc., VL82C535 Device Functional Specification, Document #5-000029, Revision * B, pp. 1-184, Jan. 25, 12996.
PCI Local Bus Specification, Revision 2.1 Product Version, Jun. 1, 1995.
VLSI Technology, Inc., Lynx System Controller Internal Architecture Specification, Document #05-VL82C541-02, Revision #02, pp. 1-259, Aug. 11, 1995.
Ron Wilson, VLSI launches Lynx set for Pentium, Jun. 19, 1995, Electronic Engineering Times a CMP Publications.
VLSI Technology, Inc. Product Bulletin, Lynx Desktop Solution for 586-Class Processors, 1995.
VLSI Technology, Inc. Product Bulletin, MESA Lynx/Anigma Reference Design, 1995.
VLSI Technolgy, Inc. Product Bulletin, Lynx/75 Desktop Solution For 75MHz, 586-Class Processors, 1996.
Davis Barry M.
Fall Brian N.
Richardson Nicholas J.
Thai Tuan V.
VLSI Technology Inc.
LandOfFree
Method and apparatus for maintaining coherency for data transact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for maintaining coherency for data transact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining coherency for data transact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946139