Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-05-06
2008-05-06
Sough, Hyung S. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S119000, C711S128000, C711S144000
Reexamination Certificate
active
07370154
ABSTRACT:
A method and apparatus for maintaining coherence information in multi-cache systems is described herein. In one embodiment, the apparatus includes an Ingrained Sharing Directory Cache (ISDC) to store state information about recent copies of local memory blocks. The ISDC is adapted to receive Ingrained Sharing Directory Storage (ISDS) requests and create ISDC entries from information presented by the ISDS. The apparatus also includes an ISDC pending queue to store pending ISDC operations.
REFERENCES:
patent: 5564035 (1996-10-01), Lai
patent: 6266743 (2001-07-01), Carpenter et al.
patent: 6338123 (2002-01-01), Joseph et al.
patent: 6405292 (2002-06-01), Joseph et al.
patent: 6826651 (2004-11-01), Michael et al.
patent: 2002/0002659 (2002-01-01), Michael et al.
patent: 2002/0078304 (2002-06-01), Masri et al.
David, J. L., et al., “A Superassociative Tagged Cache Coherence Directory”, Supported in part by NSF grant No. 9209458, University of Minnesota, Minneapolis, 4 pgs.
Patel Kaushik
Schwegman Lundberg & Woessner, P.A.
Silicon Graphics Inc.
Sough Hyung S.
LandOfFree
Method and apparatus for maintaining coherence information... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for maintaining coherence information..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining coherence information... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2774530