Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1998-10-27
2000-09-12
Tokar, Michael
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
326 96, 326 97, H03K 19096, H03K 1900
Patent
active
061183040
ABSTRACT:
The present invention comprises a plurality of clock signals with an approximately 50% duty cycle and overlapping phases. The phases of the plurality of clocks are such that the phase of an individual clock signal overlaps the phase of an earlier clock signal by an amount equal to the overlap of the phase of the next clock signal. The present invention further comprises a plurality of clocked precharge (CP) logic gates coupled in series. An individual CP logic gate couples to an individual clock signal though the CP logic gate's evaluate device. For the data flow through the individual CP logic gate, the logic gate receives its data input from an earlier CP logic gate in the series and passes to the next CP logic gate in the series. The earlier CP logic gate couples to an earlier phase clock signal, and the next CP logic gate couples to the next phase clock signal. The present invention additionally provides that a logic gate may only feed another logic circuit in a feed back loop or a feed forward loop that uses the next phase clock signal.
REFERENCES:
patent: 5434520 (1995-07-01), Yetter et al.
patent: 5517136 (1996-05-01), Harris et al.
patent: 5760610 (1998-06-01), Naffziger
patent: 5886540 (1999-03-01), Perez
patent: 5917331 (1999-06-01), Persons
Harris, Skew-Tolerant Domino Circuits, IEEE Journal of Solid-State Circuits, Nov. 1997, 1702-1711, vol. 32, No. 11.
Blomgren James S.
Horne Stephen C.
Petro Anthony M.
Potter Terence M.
Booth Matthew J.
Chang Daniel D.
Intrinsity, Inc.
Tokar Michael
Wright Karen S.
LandOfFree
Method and apparatus for logic synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for logic synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for logic synchronization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-99210