Method and apparatus for locking out a processor in a computer s

Details Method and apparatus for locking out a processor in a computer s Method and apparatus for locking out a processor in a computer s

1998-05-21

2000-07-18

Auve, Glenn A.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

713300, 714 43, 326 30, G06F 1300, G06F 1107

Patent

active

06092134&

ABSTRACT:
A computer system includes a bus. A first connector is coupled to the bus. A first processor is coupled to the first connector. A second connector is coupled to the bus. A lock-out unit is coupled to the first and second connectors. The lock-out unit disables the first processor in response to a slot occupation signal that indicates when one of a second processor and a termination card is not coupled to the second connector. By disabling the first processor when a termination card or processor does not occupy one of the slots, data corruption due to improper bus termination is prevented.

REFERENCES:
patent: 5132635 (1992-07-01), Kennedy
patent: 5297272 (1994-03-01), Lu et al.
patent: 5469554 (1995-11-01), Tucker et al.
patent: 5586270 (1996-12-01), Rotier et al.
patent: 5594879 (1997-01-01), Belmont
patent: 5734208 (1998-03-01), Jones
patent: 5761479 (1998-06-01), Huang et al.
patent: 5796185 (1998-08-01), Takata et al.
patent: 5805903 (1998-09-01), Elkhoury
patent: 5845134 (1998-12-01), Arai

Affiliated with

Also associated with

Rating

Method and apparatus for locking out a processor in a computer s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for locking out a processor in a computer s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for locking out a processor in a computer s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2048615