Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1997-06-18
1999-12-28
Gossage, Glenn
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711 5, 365233, 36523003, 713500, G06F 1300, G06F 110, G11C 11413
Patent
active
060095016
ABSTRACT:
A computer system with a memory device having plural memory banks and a method of accessing a selected one of the memory banks, the memory device including local control signal generators that control timing of operations in each respective block of a memory array. Overall timing of the device is controlled by first and second global control signals generated in a command sequencer and decoder. The second global control signal is derived from a delayed version of the first signal, and both signals are applied to local control signal generators along with address bits indicating a selected block. The timing of the global signal generators is determined by row charge and discharge models. Local timing is determined by the global control signals and by local circuitry within the local control signal generators. The second global control signal drives a first portion of a sense amplifier and a delayed version of the second global signal drives a second portion of the sense amplifier. Local control signal generators include latch circuits to produce a latch output signal that activates a selected row.
REFERENCES:
patent: 5072424 (1991-12-01), Brent et al.
patent: 5159572 (1992-10-01), Morton
patent: 5202857 (1993-04-01), Yanai et al.
patent: 5323360 (1994-06-01), Pelley, III
patent: 5598376 (1997-01-01), Merritt et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5757715 (1998-05-01), Williams et al.
patent: 5771199 (1998-06-01), Lee
patent: 5774409 (1998-06-01), Yamazaki et al.
patent: 5781496 (1998-07-01), Pinkham et al.
patent: 5825711 (1998-10-01), Manning
patent: 5841731 (1998-11-01), Shinozaki
patent: 5870350 (1999-02-01), Bertin et al.
"400 MHz SLDRAM, 4M.times.16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," Advance Data Sheet, MT49LC 4M16F1, PP. 1-22 (Date Unknown).
"Draft Standard for a High-Speed Memory Interface (SyncLink)," Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
Gossage Glenn
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for local control signal generation in a me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for local control signal generation in a me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for local control signal generation in a me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2390225